

## Activity 4

Show the following instructions going through the pipeline:

$$
\begin{aligned}
& \text { lw } \$ 10,20(\$ 1) \\
& \text { sub } \$ 11, \$ 2, \$ 3 \\
& \text { and } \$ 12, \$ 4, \$ 5 \\
& \text { or } \$ 13, \$ 6, \$ 7 \\
& \text { and } \$ 14, \$ 8, \$ 9
\end{aligned}
$$

## Activity 4: Clock Cycle \# 5



## Pipeline Diagram (Simplified Notation)

```
\begin{tabular}{lllllllll} 
Time (in clock cycles) \\
CC 1 & CC 2 & CC 3 & CC 4 & CC 5 & CC 6 & CC 7 & CC 8 & CC 9
\end{tabular}
```

Program
execution
order
(in instructions)
Iw \$10, 20(\$1)
sub \$11, \$2, \$3
add \$12, \$3, \$4

Iw \$13, 24(\$1)
add $\$ 14, \$ 5, \$ 6$

Multicycle Implementation: Control Units added



## Agenda

Topics:

1. Pipelined Control (complete)
2. Data Hazards - Forwarding

Patterson: 4.6, 4.7

## Remaining Schedule



Additional Make-up Lab Session December 7th

You're Cordially Invited:
Final Exam
Sunday, December $20^{\text {th }}$

CLH A<br>14:00 to 17:00

- Remaining Lecture Topics (Exam):
4.6 Pipelined Control (complete) - today


### 4.7 Data Hazards -

Forwarding
4.8 Control Hazards

NO Chapter 5
(Caches)

## ALU Control Actions

| Instruction <br> opcode | ALUOp | Instruction <br> operation |  | Function code | Desired <br> ALU action |
| :--- | :---: | :--- | :--- | :--- | :--- |
| LW | 00 | load word | XXXXXX | add | ALU control |
| input |  |  |  |  |  |$|$

## Action of Pipeline Control Signals

| Signal name | Effect when deasserted (0) | Effect when asserted (1) |
| :--- | :--- | :--- | | RegDst | The register destination number for the Write <br> register comes from the rt field (bits 20:16). | The register destination number for the Write register comes <br> from the rd field (bits 15:11). |
| :--- | :--- | :--- |
| RegWrite | None. | The register on the Write register input is written with the value <br> on the Write data input. |
| ALUSrc | The second ALU operand comes from the second <br> register file output (Read data 2). | The second ALU operand is the sign-extended, lower 16 bits of <br> the instruction. |
| PCSrc | The PC is replaced by the output of the adder that <br> computes the value of PC + 4. | The PC is replaced by the output of the adder that computes <br> the branch target. |
| MemRead | None. | Data memory contents designated by the address input are <br> put on the Read data output. |
| MemWrite | None. | Data memory contents designated by the address input are <br> replaced by the value on the Write data input. |
| MemtoReg | The value fed to the register Write data input <br> comes from the ALU. | The value fed to the register Write data input comes from the <br> data memory. |

## Control for Pipeline - Arranged by Pipeline Stage

| Instruction | Execution/address calculation stage control lines |  |  |  | Memory access stage control lines |  |  | Write-back stage control lines |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RegDst | ALUOp1 | ALUOp0 | ALUSre | Branch | Mem- <br> Read | MemWrite | RegWrite | MemtoReg |
| R -format | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 w | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| sw | X | 0 | 0 | 1 | 0 | 0 | 1 | 0 | X |
| beq | X | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X |

Controls same as before for the single or multi-cycle implementations, rearranged according to pipeline stage

Inputs

## Main Control (6)



## Wiring of Control Outputs for the Pipeline Implementation



Outputs travel between registers and are wired to correct datapath unit at the appropriate instruction stage

## Data Hazards

Consider the following instruction sequence and the resulting pipeline diagram...


## Data Hazard Nomenclature

Program
execution
EX/MEM.RegisterRd = ID/EX.RegisterRs
order
(in instructions)
sub $\$ 2, \$ 1, \$ 3$
and $\$ 12, \$ 2, \$ 5$


## Data Hazard Nomenclature - Activity

| Time (in clock cycles) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value of | CC 1 | CC 2 | CC 3 | CC 4 | CC 5 | CC 6 | CC 7 | CC 8 | CC 9 |
| register \$2: | 10 | 10 | 10 | 10 | 10/-20 | -20 | -20 | -20 | -20 |

Program
execution
order
(in instructions)
sub $\$ 2, \$ 1, \$ 3$
and $\$ 12, \$ 2, \$ 5$
or \$13, \$6, \$2
add \$14, \$2,\$2
sw \$15, 100(\$2)



## Forwarding from EX/MEM Pipeline Register

## Conditions:

(EX/MEM.RegWrite \&
EX/MEM.RegisterRd $\neq 0$ \&
EX/MEM.RegisterRd=ID/EX.RegisterRs) -> ForwardA
(EX/MEM. RegWrite \&
EX/MEM.RegisterRd $\neq 0$ \&
EX/MEM.RegisterRd=ID/EX.RegisterRt) ->
ForwardB

```
sub $2, $1, $3
and $12, $2,
or $13, $6, $2
```

[Note: Only R-type instructions covered for forwarding,
no I-type, eg - sw \$2, $0(\$ 13) \quad(R d=0)$


## Forwarding from MEM/WB Pipeline Register

## Conditions:

(MEM/WB.RegWrite \&
MEM/WB.RegisterRd $\neq 0$ \&
MEM/WB.RegisterRd=ID/EX.RegisterRs) -> ForwardA $=01$
(MEM/WB.RegWrite \&
MEM/WB.RegisterRd $\neq 0$ \&
MEM/WB.RegisterRd=ID/EX.RegisterRt) ->
ForwardB $=01$

```
sub $2,$1,$3
and $12,$2,$5
or $13,$6,$2
[Note: Only R-type instructions
covered for forwarding,
no I-type, eg - sw $2, 0($13) (Rd = 0)
```



## Mux Truth Table For Forwarding

| Mux control | Source | Explanation |
| :--- | :--- | :--- |
| ForwardA $=00$ | ID/EX | The first ALU operand comes from the register file. |
| ForwardA $=10$ | EX/MEM | The first ALU operand is forwarded from the prior ALU result. |
| ForwardA $=01$ | MEM/WB | The first ALU operand is forwarded from data memory or an earlier <br> ALU result. |
| ForwardB $=00$ | ID/EX | The second ALU operand comes from the register file. |
| ForwardB $=10$ | EX/MEM | The second ALU operand is forwarded from the prior ALU result. |
| ForwardB $=01$ | MEM/WB | The second ALU operand is forwarded from data memory or an <br> earlier ALU result. |

