

Hugh Chesser, CSEB 1012U

-	т	A	Q	1	1	4		eli.	*	N E	Ø	α/	×	1 字				5	14.1.		E W		H
90	1	M	U N	社明	7 8	101	I S	び技	H	S 0//	文師		密万	n ED D ZF	GEZO LA			31		Ĕ.		H w	
80	T	0 R	D	10.00	1	>		T		I.A.	なつ	E		授す	TX 17	ЧE	ĩ		۶Ę.	E	Y N	に美	0
1	111 B	L D	tn. cc	美と	10		ΗE	H O.	8	I A	14	7	1	10			K	0		子印	S O	と字	E
R	E E		I	字印	>	ų n	M	品	80	TE	明		B	I		1×	RE	A B	E	び技	0 U	印で	D R
0.0	N.	E O	T I	び枝	12	10.14	A T	致愚	1	2ª	をにあ		\$	1				G	2	975) 1983 -	W. A	技	E A
3			5 1	র জ				њ Т		Ť	5			T RM					V	V5-W			
-			H	出		8		6701	2.4	A.	ÉP			E							-102	50	

CSE

Combinational Logic: Design of a 1-bit adder (2)



Step 2: Derive the Boolean expression for each output from the truth table

	INPUTS	OUTPUTS			
a	b	c (CarryIn)	CarryOut	Sum	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	



Sum = $\overline{a}\overline{b}c + \overline{a}\overline{b}\overline{c} + a\overline{b}\overline{c} + abc$ Carryout = $\overline{a}bc + a\overline{b}c + ab\overline{c} + abc$



Step 3: Simplify the Boolean expression

$$Carryout = \overline{a}bc + a\overline{b}c + ab\overline{c} + abc = bc + ac + ab$$

Step 4: Implement the simplified Boolean expression using OR, AND, and NOT gates



Activity: Implement the hardware for the Sum output of the 1-bit adder W5-W

Agenda for Today



□ Introduction to Hardware – Logic Design

Patterson: Appendix C

1-bit adder



- Recall the digital circuit of a 1-bit adder
- We will enhance the 1-bit adder to develop a prototype ALU for MIPS





1-bit ALU with AND, OR, and Addition



- The 1-bit adder is supplemented with AND and OR gates
- A multiplexer controls which gate is connected to the output



ALU Con	ALU Control Lines						
Carry In	Operation	Kesult					
0	$0 = (00)_{\mathrm{two}}$	AND					
0	$1 = (01)_{two}$	OR					
0	$2 = (10)_{two}$	add					



32-bit ALU w/ AND, OR, and ADD

- The 1-bit ALU can be cascaded together to form a 32 bit ALU
- Which operation is performed is controlled by the Operation bus

ALU Con	Decult				
Carry In	Operation	Kesult			
0	$0 = (00)_{\mathrm{two}}$	AND			
0	$1 = (01)_{two}$	OR			
0	$2 = (10)_{two}$	add			

 The designed 32-bit ALU is still missing the subtraction, slt (set if less than), and conditional branch operations



1-bit ALU with AND, OR, Addition, and Subtraction



- Recall that subtraction is performed using 2's complement arithmetic
- We calculate the 2's compliment of the sub-operand and add to the first operand



1-bit ALU with AND, OR, Add, Sub, and SLT (1)

H/W CSE D/L CSE 2021 D/S S/W

- Since we need to perform one more operation, we increase the number of inputs at the multiplexer by 1 and label the new input as Less
- SLT operation:

if (a < b), set Less to 1 => if (a − b) < 0, set Less to 1

- SLT operation can therefore be expressed in terms of a subtraction between the two operands.
- If the result of subtraction is negative, set Less to 1.
- How do we determine if the result is negative?



1-bit ALU with AND, OR, Add, Sub, and SLT capability

1-bit ALU with AND, OR, Add, Sub, and SLT (2)

 Use the sign bit obtained from the 1-bit ALU at the MSB position to indicate the result of SLT.



H/W

171

CSE

1-bit ALU of MSB (bit 31) with AND, OR, Add, Sub, and SLT capability

1-bit ALU with AND, OR, Add, Sub, and SLT (3)





Binvert

1-bit ALU of MSB (bit 31) with AND, OR, Add, Sub, SLT, and overflow





- To test equality between a and b, subtract b from a and check if the result is 0.



