

Topics:

1. Basics: Clock, Latches and Flip Flops
2. Sequential and Combinational Circuits

Patterson: Appendix C, Section 4.1, 4.2, 4.3

## Schedule, Reminders

## Allowed aids

 for the midterm:- Green Sheet
- $8.5 \times 11$

Cheat Sheet

| WEEK OF | Mon | Wed | Lab | Topic |
| :---: | :---: | :---: | :---: | :---: |
| Sep 07 | - | = | - | Overview of the course |
| Sep 14 | $=$ | = | - | Performance and Data Translation |
| Sep 21 | $=$ | = | A | Code Translation |
| Sep 28 | - | Quiz \#1 | B | Translating Utility Classes |
| Oct 05 | = | = | C | Translating Objects |
| Oct 12 |  | - | - | REȦDinv wreek No Classes |
| Oct 19 | $=$ | Mid-term in TEL 0014 | D | Introduction to Hardware |
| Oct 26 | $=$ | = | TVake-up Labs | Machine Language + Floating-Point |
| Nov 02 | = | こ | K | The CPU Datapath |
| Nov 09 | $=$ | Quiz \#2 | L | The Single-Cycle Control |
| Nov 16 | $=$ | $=$ | M | Pipelining |
| Nov 23 | = | = | N | Caches |
| Nov 30 | $=$ | Quiz \#3 | Make-up Labs |  |
| Dec 07 | $=$ | - | - | No lecture on Wednesday |

## Requirements for Cheat, Instruction Sheets (Midterm and Final Exam)

Cheat Sheets MUST:

- Be no larger than $8.5^{\prime \prime} \times 11^{\prime \prime}$ in size
- Information MUST be original handwriting - NO printed or copied cheat sheets are permitted
- A single sheet, writing permitted on both sides

Green (MIPS Instruction) Sheets:

- MUST be extracted from textbook
- OR you may use a print out of the pdf version from the course web site


## From Last Time...

32-bit ALU w/ And, OR, Add, Subtract, SLT, and Equality Test

| ALU Control Lines |  |  | Result |
| :---: | :---: | :---: | :---: |
| Binvert | Carry In | Operation |  |
| 0 | 0 | $0=(00)_{\mathrm{two}}$ | AND (a•b) |
| 0 | 0 | $1=(01)_{\mathrm{two}}$ | OR (a+b) |
| 0 | 0 | $2=(10)_{\mathrm{two}}$ | Add sum (a,b) |
| 1 | 1 | $2=(10)_{\mathrm{two}}$ | Subtract (a - b) |$|$| SLT |
| :---: |
| 1 |



## From Last Time...

32-bit ALU w/ And, OR, Add, Subtract, SLT, and Equality Test


Goal: Implement a subset of core instructions from the MIPS instruction set, given below

| Category | Instruction | Example | Meaning | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic and Logical | add | add \$s1,\$s2,\$s3 | \$s1 $\leftarrow$ \$s2+\$s3 |  |
|  | subtract | sub \$s1,\$s2,\$s3 | \$s1 $\leftarrow$ \$ $2-\$ s 3$ |  |
|  | and | add \$s1,\$s2,\$s3 | \$s1 $\leftarrow$ \$s2\&\$s3 | \& $=>$ and |
|  | or | or \$s1,\$s2,\$s3 | \$s1 $\leftarrow$ \$s2\|\$s3 | $\mid=>$ or |
|  | slt | slt \$s1,\$s2,\$s3 | If $\$ \mathrm{~s} 1<\$ \mathrm{~s} 3, \$ \mathrm{~s} 1 \leftarrow 1$ else $\$ \mathrm{~s} 1 \leftarrow 0$ |  |
| Data Transfer | load word | lw \$s 1, 100 (\$s2) | \$s1 $\leftarrow \operatorname{Mem}[\$ \mathrm{~s} 2+100]$ |  |
|  | store word | Sw \$s1,100 (\$s2) | $\operatorname{Mem}[\$ \mathrm{~s} 2+100] \leftarrow$ \$s1 |  |
| Branch | branch on equal | beq \$s1,\$s2,L | if(\$s1==\$s2) go to L |  |
|  | unconditional jump | j 2500 | go to 10000 |  |

## Overview (2)

For each instruction, the first two steps are the same
Step 1: Based on the address in the program counter (PC), fetch instruction from memory
Step 2: Read 1 or 2 registers specified in the instruction
Steps 3 and 4 vary from one instruction to another
Step 3: Perform the arithmetic operation specified by the instruction load/store word (sw/lw): add offset to \$s2
(add/sub/and/or): appropriate operation is performed on \$s2, \$s3
(beq/slt): compare \$s2 and \$s3 (requires \$s2-\$s3) jump (j): calculate address
Step 4: Complete the instruction
sw: write data into memory
lw: read data from memory
add/sub/and/or: store result in \$s1
beq/j: jump to the appropriate instruction
We will now focus on the hardware implementation of each of these instructions

## Abstract view of the Implementation



1. Program counter provides the instruction address
2. Instruction is fetched from instruction memory based on address in the PC
3. Register numbers are specified by the instruction
4. ALU computes an arithmetic result or address of memory

- Arithmetic operation: Result is saved in a register
- Data transfer: Data is extracted from data memory \& transferred to a register or vice versa


## Basics: Sequential vs. Combinational Circuits (1)

Digital circuits can be classified into two categories

1. Combinational Circuits:

- Output depends only on the current input
- Same set of inputs will always produce the same output
- Consist of AND, OR, NOR, NAND, and NOT gates
- Common examples are adder circuits and ALU

2. Sequential Circuits:

- Output depends on the current input and state of the circuit
- Same set of inputs can produce completely different outputs
- Consist of memory elements such as flip-flops and registers in addition to combinational circuits
- Examples are traffic signals and street lights

Datapath and control circuits of an ALU use sequential circuits.

## Basics: Clocks (2)

1. Clock is a periodic signal oscillating between low and high states with fixed cycle time.
2. Clock frequency is inverse of clock cycle time. What is the cycle time for 1 GHz clock?

3. Clock controls when the state of a memory element changes.
4. We assume falling edge-triggered clocking implying that the state changes only at the falling edge. When is the state element 2 modified in the following circuit?


## Basics: RS Latch (3)

Simplest memory elements are Flip-flops and Latches

- In clocked latches, state changes whenever input changes and the clock is asserted.
- In flip-flops, state changes only at the trailing edge of the clock

| Inputs |  | Outputs |  | Comments |
| ---: | ---: | ---: | ---: | ---: | :---: |
| S | R | Q | $\overline{\mathbf{Q}}$ |  |
|  |  | $\mathbf{0}$ | $\mathbf{1}$ | Initial Condition |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | After $\mathbf{S}=\mathbf{1}, \mathbf{R}=\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | After $\mathbf{S}=\mathbf{0}, \mathbf{R}=\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | Undefined |

Function Table
Logic Diagram
RS Unclocked Latch

- For a RS-latch: output $\mathrm{Q}=1$ when $\mathrm{S}=1, \mathrm{R}=0$ (set condition)
output $\mathrm{Q}=0$ when $\mathrm{S}=0, \mathrm{R}=1$ (reset condition)


## Basics: Clocked D Latch (4)

1. For a D-latch: output $\mathrm{Q}=1$ when $\mathrm{D}=1$ (set condition) output $\mathrm{Q}=0$ when $\mathrm{D}=0$ (reset condition)


Logic Diagram

| Inputs |  | Outputs |  | Comments |
| :---: | :---: | :---: | :---: | :---: |
| C | D | Q |  | $\overline{\mathbf{Q}}$ |
|  |  |  |  |  |
| $\mathbf{0}$ | $\mathbf{X}$ | Unchanged |  |  |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | Reset |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | Set |

Function Table
2. D Latch requires clock to be asserted for output to change


## Basics: Falling Edge Triggered D flip-flop (5)



Logic Diagram
Output Q follows D but changes only at the falling edge


## Basics: 32-bit Registers (6)

Falling edge triggered D flip-flops can be combined to form a register


