CSE 2021 Computer Organization Quiz \#2 (Fall 2009)

## Instructions

- This is a closed book, 80 minutes quiz.
- The MIPS reference sheet may be used as an aid for this test.
- An 8.5 " $\times 11$ " "Cheat Sheet" may also be used as an aid for this test. MUST be original handwriting.
- This is a question/answer booklet: Write your answers in the space provided and as indicated in each question. Use the backside for scratch work. Do not hand in anything other than this booklet.
- Fill in your personal data in the box below before the start of the exam and then wait until the instructor has distributed the exams to all students. Do not turn this page over until the instructor has announced that you may do so.
- Keep your York photo ID (or any other acceptable photo ID) on the desk in front of you so that the instructor may inspect it without disturbing you.
- You may use ONLY those instructions that appear in the MIPS sheet. Whenever needed, assume that the machine is little endian.
- No questions during the quiz. Write your final answer with a pen.

LAST NAME:
FIRST NAME:
STUDENT NUMBER:
PRISM LOGIN:

| Section | Points | Mark |
| :---: | :---: | :---: |
| A | 20 |  |
| B | 20 |  |
| TOTAL | 40 |  |

$\qquad$
$\qquad$

## $\underline{\text { Section } \mathbf{A}<1 \text { question }=20 \text { points }>~}$

For each question, write your answer in the box provided.

1. Study the testbench Verilog module given below (next page).
(a) Write your own module which is instantiated in testbench which takes the 2-bit inputs a and band asserts its output c if the following condition is true $\mathrm{a}[1]=\mathrm{b}[1]$ AND $\mathrm{a}[0]=\mathrm{b}[0]$ - in other words the modules asserts its output if the inputs are found to be the same.
module
end module
(b) What is the expected output from testbench when it and your module from part (a) are compiled and run using the iverilog and vvp commands?

## Student \#:

$\qquad$

Listing for module testbench:
module testbench;

```
reg [1:0] test_a, test_b;
wire test_c;
eq2 uut_eq2(test_a, test_b, test_c);
initial
begin
\#200
test_a \(=2\) 'b10;
test_b \(=2\) 'b10;
\#1 \$display(\$time, " a = \%d, b = \%d, c = \%d",test_a, test_b, test_c);
\#200
test_a \(=2\) 'b00;
test_b \(=2\) b10;
\#1 \$display(\$time, " a = \%d, b = \%d, c = \%d",test_a, test_b, test_c);
end
```

endmodule
$\qquad$

## Student \#:

$\qquad$
$\underline{\text { Section } \mathbf{B}<1 \text { question }=20 \text { points }>~}$
2. Consider a new I-type instruction jro (jump to register+offset) with the following format:

| opcode | rs |  | Not Needed | Immediate |  |
| :--- | :--- | ---: | :--- | :--- | :--- |
| $31 \quad 26$ | 25 | 21 |  | 15 | 0 |

that executes $\mathrm{PC}=\mathrm{RF}[\mathrm{rs}]+$ SignExtImm.
(a) Add the necessary circuitry to the single cycle datapath of Fig. 1 to implement the jro instruction.
(b). Append Fig. 2 to add the necessary control signals needed for the jro instruction.
$\qquad$

## Student \#:

$\qquad$


Fig .1: Datapath for R-type, Iw, sw, and beq instructions. Add additional hardware, if required, to implement the datapath for the instruction specified in the problem statement. Also, highlight the datapath for the instruction.

| Instruction | RegDst | ALUSrc | MemtoReg | RegWrite | MemRead | MemWrite | Branch | ALUOp1 | ALUOp2 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| jro |  |  |  |  |  |  |  |  |  |  |

Fig. 2: Control Signals for jro in a single cycle implementation. Add extra columns to add any additional control signals, if needed. The control signals that are not being used by the jro instruction should be marked as don't care $(\mathrm{X})$ condition.

## CSE 2021 Computer Organization Quiz \#2 (Fall 2009)

## Answer Section

## SHORT ANSWER

1. ANS:
(a) Here is the listing for module eq2:
module eq2(a, b, c);
input [1:0] a, b; // 2-bit signals output c;
wire $\mathrm{p} 0, \mathrm{p} 1, \mathrm{p} 2, \mathrm{p} 3$;
assign $\mathrm{c}=\mathrm{p} 0|\mathrm{p} 1| \mathrm{p} 2 \mid \mathrm{p} 3$;
assign $\mathrm{p} 0=(\sim \mathrm{a}[1] \& \sim \mathrm{~b}[1]) \&(\sim \mathrm{a}[0] \& \sim \mathrm{~b}[0])$;
assign $\mathrm{p} 1=(\sim \mathrm{a}[1] \& \sim \mathrm{~b}[1]) \&(\mathrm{a}[0] \& \mathrm{~b}[0])$;
assign $\mathrm{p} 2=(\mathrm{a}[1] \& \mathrm{~b}[1]) \&(\sim \mathrm{a}[0] \& \sim \mathrm{~b}[0]) ;$
assign $\mathrm{p} 3=(\mathrm{a}[1] \& \mathrm{~b}[1]) \&(\mathrm{a}[0] \& \mathrm{~b}[0]) ;$
endmodule
(b)


PTS: 1

## PROBLEM

2. ANS:
(a) The modified data path is shown in red. A JumpReg control is required to control the extra mux required for Question (b)

(b)

| Instruction | RegDst | ALUSrc | MemtoReg | RegWrite | MemRead | MemWrite | Branch | JumpReg | ALUOp1 | ALUOp0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R-format | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| lw | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| sw | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| beq | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| jr | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{X}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{X}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |

PTS: 1

Page 2 of 2

