$\qquad$ Student \#: $\qquad$
CSE 2021-Quiz 3-Fall 2009

## Problem

1. (a) Enter an appropriate value in each table cell corresponding to the Instruction in the column. Enter an ' X ' if the value is not applicable for the instruction. Note there is a format for the control bits (see note below the table) and there is reference figures and tables to help you in the following pages.

| ID |  | $E X$ |  | MEM |  | WB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ins | lw \$3, 0 (\$sp) | Ins | add \$6, \$5, \$7 | Ins. | 1w \$5, 0 ( ${ }^{\text {20 }}$ ) | Ins. | or \$20, \$3, \$4 |
| W ${ }^{1}$ |  | W ${ }^{1}$ |  | $W B^{1}$ |  | W ${ }^{1}$ |  |
| Mem ${ }^{1}$ |  | Mem ${ }^{1}$ |  | MEM ${ }^{1}$ |  | Write Reg |  |
| $E X^{1}$ |  | $E X^{1}$ |  | Address ${ }^{2}$ |  | Write Data ${ }^{2}$ |  |
| rs |  | AddResult |  | Write Data |  |  |  |
| $r t$ |  | ALUResult ${ }^{2}$ |  | WB Reg |  |  |  |
| rd |  | Zero |  |  |  |  |  |
| operand |  | $r t$ |  |  |  |  |  |
|  |  | rd |  |  |  |  |  |

Notes:

1. Format for control bits: EX: RegDst, ALUOp[1:0], ALUSrc, Mem: Branch, MemRead, MemWrite, WB: MemtoReg
2. Provide the expression for the contents of this portion of the pipeline register. The format of the expression should be the same as given on the MIPS Reference Data sheet, "Core Instruction Set" table, "Operation (in Verilog)" column for the instruction in the question.
$\qquad$
(b) Identify any data hazards by filling out the following table (an example is shown for illustration only):

| Hazards |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Instruction 1 | Instruction 2 | Ins 1 <br> REG.item | Ins 2 <br> REG.item | Stall or <br> Forward? |  |  |
| add \$3, \$2, \$1 | sub \$5, \$4, \$3 | EX/MEM.Rd | FD/EX.Rt | Forward |  |  |
|  |  |  |  |  |  |  |

2 of 7
$\qquad$


3 of 7
$\qquad$

Reference Table - 1

| Instruction <br> opcode | ALUOp |
| :--- | :---: | :--- | :--- | :--- | :--- |

Reference Table - 2

| Instruction | Execution/address calculation stage control lines |  |  |  | Memory access stage control lines |  |  | Write-back stage control lines |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RegDst | ALUOp1 | ALUOpo | ALUSrc | Branch | Mem- <br> Read | Mem- <br> Write | Reg Write | MemtoReg |
| R-format | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 w | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| sw | X | 0 | 0 | 1 | 0 | 0 | 1 | 0 | X |
| beq | X | 0 | 1 | 0 | 1 | 0 | 0 | 0 | X |

$\qquad$
2. Convolutional encoding is commonly used on cell phones to ensure data is received with few errors using the low transmit power typically available on a cell phone. A convolutional encoder is to be included in the core of a cell phone processor and requires a Verilog module to be written.

The module will use a finite state machine approach and will accept two inputs - databit and state[1:0] and produce two outputs codeword[1:0] and nextstate[1:0]. The encoding process is diagrammed below, which shows the databit and state bits. The process outputs 2 bits for every 1 input bit. The nextstate[1:0] is defined by [databit : state 1]. In other words, the bits are shifted to the right to continue the process. The codeword bits are formed by XOR'ing the indicated bits together.

(a) What type of finite state machine is this and why?
(b) Fill out the following table for nextstate and codeword outputs

| databit | state[1:0] | nextstate[1:0] | codeword[1:0] |
| :--- | :--- | :--- | :--- |
| 0 | 00 |  |  |
| 0 | 01 |  |  |
| 0 | 10 |  |  |
| 0 | 11 |  |  |
| 1 | 00 |  |  |
| 1 | 01 |  |  |
| 1 | 10 |  |  |
| 1 | 11 |  |  |

Name: $\qquad$
(c) Write the conv module based on the above description.
module conv(state, databit, nextstate, codeword);
endmodule
(d) A test bench Verilog module has been written (see below). What is the output from this?

```
module testbench;
reg [1:0] state;
reg [3:0] test_data;
reg test_bit;
wire [1:0] codeword, nextstate;
integer i;
conv uut_conv(state, test_bit, nextstate, codeword);
initial
begin
```

Name: $\qquad$

```
test_data = 4'b0110;
state = 2'b00;
for (i = 0; i < 4; i = i+1)
    begin
        #200
        test_bit = test_data[i];
        #1 $display($time, " databit = %b, state = %b, nextstate = %b codeword = %b",test_bit,
state, nextstate, codeword);
        state = nextstate;
        end
    $finish;
    end
endmodule
```

Output:

ID: B

## CSE 2021-Quiz 3-Fall 2009

## Answer Section

## PROBLEM

1. ANS:
(a)

| ID |  | EX |  | MEM |  | WB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ins | lw \$3, 0 (\$sp) | Ins | add \$6, \$5, \$7 | Ins. | lw \$5, 0 (\$20) | Ins. | or \$20, \$3, \$4 |
| $W B^{1}$ | 0 | $W B^{1}$ | 0 | $W B^{1}$ | 1 | W ${ }^{1}$ | 0 |
| Mem ${ }^{1}$ | x 10 | Mem ${ }^{1}$ | x00 | MEM ${ }^{1}$ | X10 | Write Reg | 20 |
| $E X^{1}$ | 0001 | $E X^{1}$ | 1100 | Address ${ }^{2}$ | R[rs]+SignExt/mm | Write Data ${ }^{2}$ | R[rs]/R[rt] or $R[\$ 3] / R[\$ 4]$ |
| rs | 29 (or \$sp or R[\$29]) | AddResult | $x$ | Write Data | $x$ |  |  |
| $r t$ | 3 or R[\$3] | ALUResult ${ }^{2}$ | $\begin{aligned} & R[r s]+R[r t] \text { or } \\ & R[\$ 5]+R \$ 7] \end{aligned}$ | WB Reg | 5 |  |  |
| rd | $x$ | Zero | $x$ |  |  |  |  |
| operand | 0 | $r t$ | X or R[\$7] or \$ ${ }^{\text {\% }}$ |  |  |  |  |
|  |  | rd | 6 |  |  |  |  |

(b)

ID: B

| Hazards |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Instruction 1 | Instruction 2 | Ins 1 <br> REG.item | Ins 2 <br> REG.item | Stall or <br> Forward? |  |  |
| add \$3, \$2, \$1 | sub \$5, \$4, \$3 | EX/MEM.Rd | FD/EX.Rt | Forward |  |  |
| lw \$5 0 (\$20) | add \$6, \$5, \$7 | ID/EX.Rd | IF/ID.Rs | Stall |  |  |

PTS: 1
2. ANS:
(a) Meely machine - next state depends on both the input and the current state.

| (b) |
| :--- |
| databit state[1:0] nextstate[1:0] codeword[1:0] <br> 0 00 00 00 <br> 0 01 00 11 <br> 0 10 01 01 <br> 0 11 01 10 <br> 1 00 10 11 <br> 1 01 10 00 <br> 1 10 11 10 <br> 1 11 11 01 |

(c)

```
module conv(state, databit, nextstate, codeword);
    input [1:0] state;
    input databit;
    output[1:0] nextstate, codeword;
    assign nextstate[1] = databit;
    assign nextstate[0] = state[1];
    assign codeword[0] = databit^state[1]^state[0];
    assign codeword[1] = databit^state[0];
```

endmodule
(d)

```
c:\Uerilog`uvp a.out
```

    out
    201 databit $=0$, state $=00$, nextstate $=00$ codeword $=00$
402 databit $=1$ state $=00$, nextstate $=10$ codeword $=11$
603 databit $=1$, state $=10$, nextstate $=11$ codeword $=10$
804 databit $=0$, state $=11$, nextstate $=01$ codeword $=10$

PTS: 1

