Name: $\qquad$ Student \#: $\qquad$

## CSE 2021-Quiz 3-Fall 2011

## Problem

1. Study the pipeline diagram below. The instructions being executed are shown each of the stages.

(a) Provide the contents of each of the interstage registers. Wherever possible provide a numerical value. If this is not known specify a M[addr] or R[addr] for either a memory or register file location respectively.

| IF/ID |  | ID/EX |  |
| :--- | :--- | :--- | :--- |
| "PC+4" |  | WB(1) |  |
| Instruction |  | MEM(1) |  |
|  |  | EX(1) |  |
|  |  | "PC+4" |  |
|  |  | ReadData1 |  |
|  |  | ReadData2 |  |
|  |  | SignExtImm |  |
|  |  | rt |  |
|  |  | rd |  |
|  |  |  |  |

Name： $\qquad$

| EX／MEM |  | MEM／WB |  |
| :--- | :--- | :--- | :--- |
| MEM（1） |  | WB（1） |  |
| WB（1） |  | ALUResult |  |
| JumpAddr |  | ReadData |  |
| ALUResult |  | RegDest |  |
| TestZero |  |  |  |
| RegData |  |  |  |
| RegDest |  |  |  |

（1）Format for control bits：EX：ALUSrc，ALUOp［1：0］，RegDst，Mem：Branch，MemRead， MemWrite，WB：MemtoReg，RegWrite
（b）Identify any data hazards by filling out the following table（an example is shown for illustration only）：

| Hazards |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Instruction 1 | Instruction 2 | Ins 1 <br> REG．item | Ins 2 <br> REG．item | Stall or <br> Forward？ |
| add \＄3，\＄2，\＄1 | sub \＄5，\＄4，\＄3 | EX／MEM．Rd | ID／EX．Rt | Forward |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

Reference Table－ 1

| Imsimacmix वERNDia | cilisig |  arymation | Fumsiom mone | （0）ctiont silh frotion | ATD5 （1） |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ［80木 | $9 \times$ |  | x00090 | 新枨 | 10093 |
| EN | 902 |  | 100690X | stald | 10235 |
| Teriant cerid | 靖 | Futsinh matuid |  | ，whitutaid | 告发盛 |
| R14ppa | 20 | 垵 | 1087003） | mis | ccrab |
| Reple | 88 |  | 10， H2］$^{3} 9$ |  | 989 |
| Frokd | 亚 |  | 2004049 | 朝蜀 | 10000： |
| Bratik | 248 | QR | 10C640 | CR | coos |
| Fingen | 50\％ |  | 206001D |  | OU1 ${ }^{\text {d }}$ |

Reference Table－ 2

| Carcturitisom |  aminad Ausess |  |  |  |  （xatheed haocil |  |  | Writurasid efyge cecpinaw thisear |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Whatatis | A－H0jer |  | Andssm | Panmeb | $\begin{aligned} & \text { [ncur } \\ & 3 \mathrm{yman}] \end{aligned}$ |  |  | manyso Cras |
| Refututa | 1 | 1. | 首 | 0 | － | － | $\stackrel{3}{0}$ | $\dot{\boldsymbol{x}}$ | 矴 |
| 7 | 咅 | 0 | 0 | 5 | 9 | 1 | 9 | 1 | $\pm$ |
| ＊ | x | 庲 | 0 | 1 | 1） | \＄ | \％ | \＄ | 孝 |
| 》랙 | ＊ | 8 | 1 | \％ | 1 | 0 | 0 | 5 | \％ |

Name: $\qquad$
2. Convolutional encoding is commonly used on cell phones to ensure data is received with few errors using the low transmit power typically available on a cell phone. A convolutional encoder is to be included in the core of a cell phone processor and requires a Verilog module to be written.

The module will use a finite state machine approach and will accept two inputs - databit and state[1:0] and produce two outputs codeword[1:0] and nextstate[1:0]. The encoding process is diagrammed below, which shows the databit and state bits. The process outputs 2 bits for every 1 input bit. The nextstate[1:0] is defined by [databit : state 1]. In other words, the bits are shifted to the right to continue the process. The codeword bits are formed by XOR'ing the indicated bits together.

(a) What type of finite state machine is this and why?
(b) Fill out the following table for nextstate and codeword outputs

| databit | state[1:0] | nextstate[1:0] | codeword[1:0] |
| :--- | :--- | :--- | :--- |
| 0 | 00 |  |  |
| 0 | 01 |  |  |
| 0 | 10 |  |  |
| 0 | 11 |  |  |
| 1 | 00 |  |  |
| 1 | 01 |  |  |
| 1 | 10 |  |  |
| 1 | 11 |  |  |

$\qquad$
(c) Write the conv module based on the above description.
module conv(state, databit, nextstate, codeword);
endmodule
(d) A test bench Verilog module has been written (see below). What is the output from this (show on next page)?
module testbench;
reg [1:0] state;
reg [3:0] test_data;
reg test_bit;
wire [1:0] codeword, nextstate;
integer i;
conv uut_conv(state, test_bit, nextstate, codeword);
initial
begin

```
    test_data = 4'b0110;
    state = 2'b00;
    for (i = 0; i < 4; i = i+1)
        begin
        #200
        test_bit = test_data[i];
        #1 $display($time, " databit = %b, state = %b, nextstate = %b codeword
= %b",test_bit, state, nextstate, codeword);
        state = nextstate;
        end
        $finish;
        end
endmodule
```

Name:

Output:

CSE 2021-Quiz 3-Fall 2011

## Answer Section

## PROBLEM

1. ANS:
(a)

| IF/ID - 4 marks |  | ID/EX - 9 marks |  | EX/MEM - 7 marks |  | MEM/WB 4 marks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "PC+4" | PC-4 | WB(1) | 11 | WB(1) | 01 | WB(1) | 11 |
| Instruction | $\begin{aligned} & \mathrm{M}[\mathrm{PC}-4 \\ & ] \\ & \text { 0xab2c0 } \\ & 000 \\ & \hline \end{aligned}$ | MEM(1) | 000 | MEM(1) | 000 | ALUResul <br> t | 20+R[\$1] |
|  |  | EX(1) | 0101 | JumpAddr | PC-12 | ReadData | $\begin{aligned} & \mathrm{M}[20+\mathrm{R}[\$ \\ & 1]] \\ & \hline \end{aligned}$ |
|  |  | "PC+4" | PC-8 | ALUResul t | R[\$2]-R[\$1] | RegDest | 00101 |
|  |  | ReadData1 | R[\$11] | TestZero | $\begin{aligned} & \mathrm{R}[\$ 2]=\mathrm{R}[\$ 1] \\ & \text { ? } 1: 0 \end{aligned}$ |  |  |
|  |  | ReadData2 | R[\$5] | RegData | R[\$1] |  |  |
|  |  | SignExtImm | $\begin{array}{\|l\|} \hline \text { 0x0006 } \\ 024 \\ \hline \end{array}$ | RegDest | 01011 |  |  |
|  |  | rt | 01101 |  |  |  |  |
|  |  | rd | 00101 |  |  |  |  |

*     - 1 mark for $\mathrm{M}[.$.$] answer, 2$ marks for 0 x .... answer - note that $\$ 1$ is usually not allowed
(b) 6 marks

| Hazards |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Instruction 1 | Instruction 2 | Ins 1 <br> REG.item | Ins 2 <br> REG.item | Stall or <br> Forward? |
| add \$3, \$2, \$1 | sub \$5, \$4, \$3 | EX/MEM.Rd | ID/EX.Rt | Forward |
| lw \$5, 20(\$1) | and \$12, \$11, \$5 | MEM/WB.Rd | ID/EX.Rt | Forward |
| sub \$11, \$2, \$1 | and \$12, \$11, \$5 | EX/MEM.Rd | ID/EX.Rs | Forward |
| and \$12, \$11, \$5 | sw \$12, 0(\$1) | EX/MEM.Rd | ID/EX.Rt | Forward |

PTS: 1
2. ANS:
(a) 2marks - Meely machine - next state depends on both the input and the current state.
(b) 8 marks

| databit | state[1:0] | nextstate[1:0] | codeword[1:0] |
| :--- | :--- | :--- | :--- |
| 0 | 00 | 00 | 00 |
| 0 | 01 | 00 | 11 |
| 0 | 10 | 01 | 01 |
| 0 | 11 | 01 | 10 |
| 1 | 00 | 10 | 11 |
| 1 | 01 | 10 | 00 |
| 1 | 10 | 11 | 10 |
| 1 | 11 | 11 | 01 |

(c) 5 marks
module conv(state, databit, nextstate, codeword); input [1:0] state; input databit; output[1:0] nextstate, codeword;

```
assign nextstate[1] = databit;
assign nextstate[0] = state[1];
    assign codeword[0] = databit^state[1]^state[0];
    assign codeword[1] = databit^state[0];
```

endmodule
(d) 5 marks


PTS: 1

