

# -C-SE==2021== -C-O-M-FU-TE-R==-O-R-G-A-N-I-Z-A-TI-O-N

]	ך לך ב					<b>C</b>	[]- []- []- []- []- []- []- []- []- []-	E 	-S-S ⊨⊥	E	R_=	3 <u>+</u>   L A a	ENT TR	もレ保の文朝		の文精なフト	VINE OF COM	保の文績なフ
E MANTHONA	OMZ UFROSSA		- 対照 なじ笑と 字田 びな	こ シ 80年1月日 シュ	12 8 0 A 10 40 10 40 40 40 40 40 40 40 40 40 40 40 40 40	IS YHE MAT	中 び技す 国出のシ品 致暴	A 215 00 0-	EO ANAGENT	の文精なフト社明をに				なフト社開をに美と学印び		社明 をに美と 学印 び技す 国	化晶石 日日 计输行法 圖由小	「一社場」をに美と 字印 び技す
EN		1 83 (m II	유는 폐권	ten (t) 1			3L 94	14		美と 字田		NR H A	S AP		- <b>W</b>	11		

D R

#### Pipelining with Single Cycle Datapath (2)



Ċ.

۳<u>۲</u>

# Pipelining with Single Cycle Datapath (3)

- Speedup obtained through pipelining equals the number of pipe stages if execution time of each stage is the same.
- In our previous example, speedup should be 5.

Actual speedup in our previous example = 2400 / 1400 = 1.71Why? Number of instructions are too small. Increase the number of instructions to 1003. Then speedup =  $(1003 \times 800)/(200 \times 1003 + 800) = 802400/201400 = 3.98$ 

- Pipelining added some overhead (additional 100ps for Register read)
- Note that pipelining increases the overall throughput. The execution time for each instruction stays the same.

#### **Graphical Representation**

![](_page_3_Figure_1.jpeg)

- 1. Shading in each block indicates what the element is used for in the instruction.
- 2. Shading on the left half of the block indicates that the element is being written. During instruction fetch, the instruction memory is read so the right half of IF block is shaded.
- 3. Shading on the right half of the block indicates that the element is being read. During write back stage, the register file is written so the left half of the WB block is shaded.

#### Activity 2

Using the graphical representation, show that the following swap procedure has a pipeline hazard. Reorder the instructions to avoid pipeline stalls.

![](_page_4_Figure_2.jpeg)

# Agenda

#### Topics:

1. Pipeline Datapath and Control

Patterson: 4.5

#### Pipelined Datapath (1)

![](_page_6_Figure_1.jpeg)

## Pipelined Datapath (2)

- In pipelined datapath, each instruction is broken in five steps:
  - IF (Instruction Fetch), ID (Instruction Decode and register file read), EX (Execution or address calculation), MEM (Data Memory Access), and WB (Write Back).
- Each of the above step takes one clock cycle.
- Instructions and data advance forward by from left to right.
- Data flows from right to left only in two cases
  - 1. Write back stage placing the data in the register file
  - 2. Selection of the value for PC between (PC + 4) and branch target address
- Registers in between different stages store the store values to be used by next stage
- Name of registers are based on the two pipelined stages that the registers separate
- Each pipelining register has a different size: IF/ID register is 64 bits wide; ID/EX register is 128 bits wide; EX/MEM register is 97 bits wide; and MEM/WB is 64 bits wide
- There are no pipeline registers at the end of the write-back stage as data is written directly into memory or register file or the PC.

![](_page_8_Picture_0.jpeg)

### How pipelining works (1): Example lw \$\$1, 0(\$\$2)

#### Datapath for Instruction Fetch (IF)

![](_page_8_Figure_3.jpeg)

![](_page_9_Picture_0.jpeg)

#### How pipelining works (2): Example 1w \$\$1, 0(\$\$2)

Datapath for Instruction Decode and Register File Read (ID)

![](_page_9_Figure_3.jpeg)

#### How pipelining works (3): Example lw \$\$1, 0(\$\$2)

![](_page_10_Figure_1.jpeg)

#### How pipelining works (4): Example lw \$\$1, 0(\$\$2)

Datapath for Memory Access (MEM)

![](_page_11_Figure_2.jpeg)

#### How pipelining works (5): Example lw \$\$1, 0(\$\$2)

![](_page_12_Figure_1.jpeg)

#### How pipelining works (6): Example lw \$\$1, 0(\$\$2)

![](_page_13_Figure_1.jpeg)

#### Multiple Clock Cycle Pipeline Diagram

![](_page_14_Figure_1.jpeg)

Activity 3: Using the graphical representation, show that the multiple clock cycle pipeline diagram of the following two instructions

```
lw $t0,0($t1)
sub $s0,$s1,$s2
```

![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

**Pipelined Control** (1)

C-CROws Co-CROwslawDee

C\_Net Centre

#### 16

# Pipelined Control (2)

- Control lines in pipelined implementation are divided into five groups according to the pipeline stage
- 1. Instruction Fetch: No control needed as the "write control" of PC and "read control" of instruction memory is always asserted.
- 2. Instruction Decode/Register File Read: No controls needed as the register file in being read during each instruction.
- Execution/Address Calculation: Control signals are ALUSrc, RegDst, and ALUOp.
   For lw/sw instructions, ALUSrc = 1, RegDst = 0 and ALUOp = 00. For R-type instructions, ALUSrc = 0, RegDst = 1, and ALUOp = 10.
- 4. Memory Access: Control signals are Branch, MemWrite, and MemRead. For lw instruction, MemRead = 1 and Branch = MemWrite = 0. For sw instruction, MemWrite = 1 and Branch = MemRead = 0. For branch instructions, Branch = 1 and Memwrite = MemRead = 0. For R-type instructions, Branch = MemWrite = MemRead = 0.
- 5. Write Back: Control signals are MemtoReg. For lw instructions, MemtoReg = 1. For R-type instructions, MemtoReg = 0.
- Pipeline registers are extended to include the control signals for each stage of an instruction.

### Activity 4

Show the following instructions going through the pipeline:

lw \$10, 20(\$1)
sub \$11,\$2,\$3
and \$12,\$4,\$5
or \$13,\$6,\$7
and \$14,\$8,\$9

19

#### Activity 4: Clock Cycle # 1

![](_page_18_Figure_1.jpeg)