

-C-SE==2021== -C-O-MFUTE-R==-O-R-GANIZATIO-N

]	յլ Հ]} 1,7	_]E	<u>-</u> 21	S-S J_			▲ 上 L A R ロ	Y T U T U T U T U T	しレ 保の 文頼なつ		ンは第一子会方	EAMWOR	2 m + 0 0 m	文精なフト社師	東京法道町・	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
T	A M W	r c 0	卜社明		10.18	I		印び坊	* =	LIE SIO	の 文		学日	TI	ト社		0		1	1.04 B		¥ H ₽	
T	0 R	D	100	1 10	>			宇国		I A	相なフ	EC	11 万	1×	R	£	0-		Æ	E.	E 9.4		
ER	L D	50 EC	美と	10	H			出のシ	8	I A S G	本社	Ϋ́	83		に美と		ĸ	0 a	ľ	学印		Y O	
e E		I	字印	>	и (†	Μ		品	9	T) E	明	B	T			tx	₹ E	N 5	E S	び技工	D		
N H	E O	T	び技	HE.	11 15	A T		致最志	1	T	とに装	Ť	IS				2	G		8	Į	A.	
		-1 52	す回	8				LL 94		T	(ک #		T H						- W	8-N	1		
		H	出		8			89	N.		É												

DR

This Week in CSE 2021

Make-up Labs:

 CANNOT make-up a lab you
 have already had marked

....

WEEK	WEEK OF	Mon	Wed	Lab	Торіс
1	Sep 05		~	-	Overview of the course
2	Sep 12	~	~	1. Salah - Sal	Performance and Data Translation
3	Sep 19	~	~	A	Code Translation
4	Sep 26	~	Quiz #1	В	Translating Utility Classes
5	Oct 03	~	~	С	Translating Objects
6	Oct 10	1121	2	-	READING WEEK - No Classes
7	Oct 17	~	Mid-term	D	Introduction to Hardware
8	Oct 24	V	~	Make-up Labs	Machine Language + Floating-Point
9	Oct 31	~	~	K	The CPU Datapath
10	Nov 07	~	Quiz #2	L	The Single-Cycle Control
11	Nov 14	~	~	М	Pipelining
12	Nov 21	~	~	N	Caches
13	Nov 28	~	Quiz #3	Make-up Labs	
14	Dec 05	~	-	-	No lecture on Wednesday

Agenda

Topics:

- Register files, Decoder, Data Memory, Instruction Memory Building Blocks
- 2. Complete hardware implementation of goal instructions

Patterson: Appendix C, Section 4.1, 4.2, 4.3

Overview (1)

Goal: Implement a subset of core instructions from the MIPS instruction set, given below

Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1 ← \$s2+\$s3	
A •/1 /•	subtract	sub \$s1,\$s2,\$s3	\$s1 ← \$s2-\$s3	
Arithmetic and Logical	and	add \$s1,\$s2,\$s3	\$s1 ← \$s2&\$s3	& => and
8	or	or \$s1,\$s2,\$s3	\$s1 ← \$s2 \$s3	=> 0r
	slt	slt \$s1,\$s2,\$s3	If \$s1 < \$s3, \$s1←1 else \$s1←0	
Data Transfor	load word	lw \$s1,100(\$s2)	\$s1 ← Mem[\$s2+100]	
Data Transfer	store word	sw \$s1,100(\$s2)	Mem[\$s2+100] ← \$s1	
Dronah	branch on equal	beq \$s1,\$s2,L	if(\$s1==\$s2) go to L	
Drancii	unconditional jump	j 2500	go to 10000	

Basics: Clocked D Latch (4)

1. For a D-latch: output Q = 1 when D = 1 (set condition) output Q = 0 when D = 0 (reset condition)



Inp	outs	Out	puts	Comments				
С	D	Q	$Q' = \bar{Q}$					
0	Х	Uncha	anged					
1	0	0	1	Reset				
1	1	1	0	Set				

Logic Diagram

۳**۲**

Function Table

2. D Latch requires clock to be asserted for output to change



Basics: Falling Edge Triggered D flip-flop (5)



Ξŗ

Basics: 32-bit Registers (6)

Falling edge triggered D flip-flops can be combined to form a register

-



Basics: Register Files (6)

- 1. Register files consist of a set of registers that can be read or written individually
- 2. In MIPS, register file contains 32 registers
- 3. Two registers can be read simultaneously
- 4. One register can be written at one time



Basics: Write Enabled 1-bit Register (7)

Write Operation:

٠<u>۲</u>

- Slight change to D flip-flop to include a "Write" input
- Din (Data input) changes flip-flop state only if "Wen" (Write enable) is true
- Clock that controls the write operation timing



Basics: 32-bit Register (8)

Register:

- We duplicate the Flipflops from the previous slide to form a 32-bit register
- Each bit receives the same "Write" and Clock inputs which enable the writing of data "Din"
- A single set of Dout lines allows the register to be read



Basics: Write Operation in Register Files (9)

We now duplicate the 32-bit registers from the previous slide to provide 32 registers of the Register File

Write Operation:

- Register number of the register to be written is one input (WriteAddr bus)
- Data to be written is the second input (WriteData bus)
- Clock that controls the write operation is the third input
- Decoders are used in the write operation



Basics: Read Operation in Register File (10)

Read Operation:

- Register number (address) of the register to be read is provided as input
- Content of the read register is the output of the register file
 - Multiplexers (2 stages) are used in the read operation



Basic Building Blocks (1)



1. Program counter: contains address of next instruction

• [



3. Adder: adds two 32-bit integers



2. Sign-extension unit: extends a 16-bit integer to a 32-bit integer



4. ALU: add/subtract/and/or/compare two 32-bit integers -₩₽-M

Basic Building Blocks (2)





۳**۲**

6. Data memory unit

Datapath: Fetch Instruction

- 1. Provide address from PC to Instruction Memory
- 2. Increment PC by 1 word (4 bytes)
- 3. Fetch the instruction

٣ŗ



Datapath: R-type Instructions

R-type instructions include arithmetic and logical instructions (add, sub, or, and, slt) Example: add \$\$1,\$\$2,\$\$3

- 1. Read two registers (\$s2,\$s3) specified in the instruction
- 2. ALU performs the required operation (add) on the two operands
- 3. Output of ALU is written to the specified register (\$s1)



Datapath: Data transfer Instruction (1)

Store instruction: sw \$s1,offset(\$s2)

1. Read two registers (\$s1,\$s2) specified in the instruction.

2. Offset is extended to 32 bits.

3. ALU adds offset with specified register (\$s2) to obtain data memory address.

4. Address along with data of the register (\$s1) to be stored passed to data memory.



Datapath: Data transfer Instruction (2)

Load instruction lw \$s1,offset(\$s2)

- 1. Read register (\$s2) specified in the instruction. 2. Offset is extended to 32 bits.
- 3. ALU adds offset with specified register (\$s2) to obtain data memory address.
- 4. Data memory transfers data from provided address to Register file where it is stored in the specified register (\$s1).



Datapath: Data transfer Instruction (3)

Load and store instruction combined

٠<u>۲</u>





Datapath: Branch Instructions



- Read two registers
 (\$s2,\$s3) specified
 in the instruction
- 2. ALU compares content of specified registers (\$\$1,\$\$2)
- 3. Adder computes the branch address
- 4. If equal (zero = 1),branch address iscopied to PC

