CSE 2021
# COMPUTER ORGANIZATION

HUGH CHESSER
CSEB 1012U

W11-M

Agenda

Topics:

1. Complete FSM circuit of Main Control for Multicycle
2. Pipeline implementation

Patterson: 4.4, 4.5

Multicycle Implementation – 5 Steps

Multicycle implementation – "unwound" to show datapath in each step

Instruction fetch

Instruction decode/ register fetch

0
MemRead = 1
ALUSrcA = 0
IorD = 0
IRWrite
ALUSrcB = 01
ALUOp = 00
PCWrite = 1
PCSource = 00

Start

1
ALUSrcA = 0
ALUSrcB = 11
ALUOp = 00

Memory address computation

(Op = 'lw' or 'sw')

Execution

(Op = R-type)

Branch completion

(Op = 'beq')

(Op = 'j')

Jump completion

2
ALUSrcA = 1
ALUSrcB = 10
ALUOp = 00

6
ALUSrcA = 1
ALUSrcB = 00
ALUOp = 10

8
ALUSrcA = 1
ALUSrcB = 00
ALUOp = 01
PCWriteCond = 1
PCSource = 01

9
PCWrite = 1
PCSource = 10

(Op = 'lw')

Memory access

(OP = 'sw')

Memory access

R-type completion

3
MemRead = 1
IorD = 1

5
MemWrite = 1
IorD = 1

7
RegDst = 1
RegWrite = 1
MemtoReg = 0

Write-back step

4
RegDst = 0
RegWrite = 1
MemtoReg = 1

W11-M

5

Note that control outputs depend only on current state (Op column is blank for all output rows)

Next state depends on current state and inputs (opcode from instruction)

Output	Current states	Op
PCWrite	state0 + state9	
PCWriteCond	state8	
IorD	state3 + state5	
MemRead	state0 + state3	
MemWrite	state5	
IRWrite	state0	
MemtoReg	state4	
PCSource1	state9	
PCSource0	state8	
ALUOp1	state6	
ALUOp0	state8	
ALUSrcB1	state1 +state2	
ALUSrcB0	state0 + state1	
ALUSrcA	state2 + state6 + state8	
RegWrite	state4 + state7	
RegDst	state7	
NextState0	state4 + state5 + state7 + state8 + state9	
NextState1	state0	
NextState2	state1	(Op = 'lw') + (Op = 'sw')
NextState3	state2	(Op = 'lw')
NextState4	state3	
NextState5	state2	(Op = 'sw')
NextState6	state1	(Op = 'R-type')
NextState7	state6	
NextState8	state1	(Op = 'beq')
NextState9	state1	(Op = 'jmp')

Control logic

Inputs

Outputs

NS0 Example (1)

Give the logic equation for the NS0 bit for the FSM

- NS0 is true for states 1(0001_{two}), 3 (0011_{two}), 5 (0101_{two}), 7 (0111_{two}), 9 (1001_{two})
- Referring to the truth table…

$$NS0_a = state0 = \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0}$$

Take a couple of minutes to think about the other conditions…

Output	Current states	Op
NextState0	state4 + state5 + state7 + state8 + state9	
NextState1	state0	
NextState2	state1	(Op = 'lw') + (Op = 'sw')
NextState3	state2	(Op = 'lw')
NextState4	state3	
NextState5	state2	(Op = 'sw')
NextState6	state1	(Op = 'R-type')
NextState7	state6	
NextState8	state1	(Op = 'beq')
NextState9	state1	(Op = 'jmp')

a
b
c
d
e

W11-M

Give the logic equation for the NS0 bit for the FSM

Output	Current states	Op
NextState0	state4 + state5 + state7 + state8 + state9	
NextState1	state0	
NextState2	state1	(Op = 'lw') + (Op = 'sw')
NextState3	state2	(Op = 'lw')
NextState4	state3	
NextState5	state2	(Op = 'sw')
NextState6	state1	(Op = 'R-type')
NextState7	state6	
NextState8	state1	(Op = 'beq')
NextState9	state1	(Op = 'jmp')

b
c
d
e

$$NS0_b = state2 \cdot (Op = \text{'lw' (0x23)}) = \overline{S3} \cdot \overline{S2} \cdot S1 \cdot \overline{S0} \cdot Op5 \cdot \overline{Op4} \cdot \overline{Op3} \cdot \overline{Op2} \cdot Op1 \cdot Op0$$

$$NS0_c = state2 \cdot (Op = \text{'sw'})$$
$$= \overline{S3} \cdot \overline{S2} \cdot S1 \cdot \overline{S0} \cdot Op5 \cdot \overline{Op4} \cdot Op3 \cdot \overline{Op2} \cdot Op1 \cdot Op0$$

$$NS0_d = state6 = \overline{S3} \cdot S2 \cdot S1 \cdot \overline{S0}$$

$$NS0_e = state1 \cdot (Op = \text{'jmp'})$$
$$= \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot S0 \cdot \overline{Op5} \cdot \overline{Op4} \cdot \overline{Op3} \cdot \overline{Op2} \cdot Op1 \cdot \overline{Op0}$$

$$NS0 = NS0_a + NS0_b + NS0_c + NS0_d + NS0_e$$

NS0 Logic Diagram

Why Pipelining (1)?

— Pipelining is an implementation technique in which multiple instructions are overlapped during execution.

— Pipelining enhances the throughput of the processors.

— To explain pipelining, consider an analogy with a laundry example where 4 users are asked to wash, dry, fold, and store several loads of clothes.

Sequential Laundry

Why Pipelining (2)?

Pipelined Laundry (assume equal time at each stage with 4 users: Ann, Brian, Cathy, and Don).

A. Ann places dirty load # 1 in the washer

B. When washer is finished, Brian places wet load # 1 in the dryer. Ann loads the washer with load # 2 of dirty clothes.

C. When load # 1 is dried, Cathy takes dried load # 1 out of the dryer and starts folding. Brian loads the dryer with wet load # 2. Ann loads the washer with load # 3 of dirty clothes.

D. When load # 1 is folded, Don starts storing folded load # 1 in the storer. Cathy takes dried load # 2 out of the dryer and starts folding. Brian loads the dryer with wet load # 3. Ann loads the washer with load # 4 of dirty clothes. Process continues.

Pipelining with Single Cycle Datapath (1)

MIPS pipelining has the following five stages:

1. Instruction Fetch (IF): Fetch instruction from memory.
2. Instruction Decode (ID): Read registers while decoding the instruction.
3. Execution (EX): Execute the operation or calculate the address.
4. Memory Access (MEM): Access an operand in data memory.
5. Write Back Stage (WB): Write the result into a register.

Activity: Compare the non-pipelined execution time with the pipelined execution time for the instructions:

```
lw $1, 100($0)
lw $2, 200($0)
lw $3, 300($0)
```

assuming the following delays at different functional units.

Instruction Class	Instruction fetch	Register read	ALU	Data access	Register write	Total
Load word (lw)	200 ns	100 ns	200 ns	200 ns	100 ns	800 ns
Store word (sw)	200 ns	100 ns	200 ns	200 ns		700 ns
R-format	200 ns	100 ns	200 ns		100 ns	600 ns
Branch (beq)	200 ns	100 ns	200 ns			500 ns

Pipelining with Single Cycle Datapath (2)

Program execution order (in instructions)

Time

	200	400	600	800	1000	1200	1400	1600	1800

lw $1, 100($0)

Instruction fetch | Reg | ALU | Data access | Reg

800 ns

lw $2, 200($0)

Instruction fetch | Reg | ALU | Data access | Reg

800 ns

lw $3, 300($0)

Instruction fetch

800 ns

Non-pipelined Execution

Program execution order (in instructions)

Time

	200	400	600	800	1000	1200	1400

lw $1, 100($0)

Instruction fetch | Reg | ALU | Data access | Reg

200 ns

lw $2, 200($0)

Instruction fetch | Reg | ALU | Data access | Reg

200 ns

lw $3, 300($0)

Instruction fetch | Reg | ALU | Data access | Reg

200 ns | 200 ns | 200 ns | 200 ns | 200 ns

Pipelined Execution

Pipelining with Single Cycle Datapath (3)

— Speedup obtained through pipelining equals the number of pipe stages if execution time of each stage is the same.

— In our previous example, speedup should be 5.

Actual speedup in our previous example = 2400 / 1400 = 1.71

Why? Number of instructions are too small.

Increase the number of instructions to 1003.

Then speedup = $(1003 \times 800)/(200 \times 1003 + 800) = 802400/2014 = 3.98$

— Pipelining added some overhead (additional 100ps for Register read)

— Note that pipelining increases the overall throughput. The execution time for each instruction stays the same.

Suitability of MIPS architecture towards Pipelining

MIPS	80x86
1. All MIPS instructions are of the **same length**. Instruction fetch (IF) in the first pipeline stage and decoding in the second stage is easier.	1. Instructions in 80x86 have **variable length** from 1 byte to 17 bytes. This makes the first two stages (instruction fetch and decoding) more challenging making pipelining difficult.
2. MIPS instructions have a **limited number of formats** with registers staying specified at almost the same bit positions. This allows the decoding stage to start reading the registers at the same time as HW is determining the type of instruction.	2. Due to variable instruction length in 80x86, the registers are specified at different bit positions.
3. MIPS do not allow operands to be directly used from the memory. Operands are first loaded into the registers.	3. 80x86 allows direct operation on operands while in memory. An additional address stage is therefore needed in 80x86.
4. Since operands are aligned in memory, data can be transferred from memory to registers in a single data transfer command.	

Pipelining Hazards (1)

− **Hazards:** Pipelining hazards occur when the next instruction in a pipelined program can not be executed until the prior instruction has been executed.

− **Structural Hazards:** occur when hardware does not support combination of instructions to be executed in the same clock cycle.

<u>Laundry analogy</u>: A washer-dryer combo is used where a load of clothes is washed and then dried in the same machine.

<u>MIPS</u>: A single memory unit used for data and instructions results in structural hazard below.

Program execution order (in instructions)

Time: 2 4 6 8 10 12 14

lw $1, 100($0) — Instruction fetch | Reg | ALU | Data access | Reg

lw $2, 200($0) — 2 ns — Instruction fetch | Reg | ALU | Data access | Reg

lw $3, 300($0) — 2 ns — Instruction fetch | Reg | ALU | Data access | Reg

lw $4, 400($0) — 2 ns — Instruction fetch | Reg | ALU | Data access | Reg

2 ns 2 ns 2 ns 2 ns 2 ns

Pipelined Execution

Pipelining Hazards (2)

– Control Hazards: occur when the execution of the next instruction depends upon a decision in the previous instruction.

Laundry analogy: Laundry crew is required to determine the correct detergent and temperature setting for perfect cleaning.

MIPS: Branch instruction can cause a control hazard.

Modification: Add extra HW such that: (1) registers are loaded and tested for equality and (2) PC is updated with the branch target address in the second step.

Program execution order (in instructions)

Time — 2   4   6   8   10   12   14   16

add $4, $5, $6 — Instruction fetch | Reg | ALU | Data access | Reg

beq $1, $2, 40 — 2ns — Instruction fetch | Reg | ALU | Data access | Reg

lw $3, 300($0) — 4 ns — Instruction fetch | Reg | ALU | Data access | Reg — 2ns

Even with added HW, there is still a delay of an additional 2ns

Pipelining Hazards (3)

Solution # 1 to Control Hazards: Always predict that the branch will fail and keep executing the program

Registers must be cleared and an additional delay of 2ns

Program execution order (in instructions)

Time

| 2 | 4 | 6 | 8 | 10 | 12 | 14 |

add $4, $5,$6 — Instruction fetch | Reg | ALU | Data access | Reg

beq $1, $2, 40 — Instruction fetch | Reg | ALU | Data access | Reg — 2 ns

lw $3, 300($0) — Instruction fetch | Reg | ALU | Data access | Reg — 2 ns

Branch is not taken

Program execution order (in instructions)

Time

| 2 | 4 | 6 | 8 | 10 | 12 | 14 |

add $4, $5 ,$6 — Instruction fetch | Reg | ALU | Data access | Reg

beq $1, $2, 40 — Instruction fetch | Reg | ALU | Data access | Reg — 2 ns

Branch is taken

bubble bubble bubble bubble bubble

or $7, $8, $9 — Instruction fetch | Reg | ALU | Data access | Reg — 4 ns

Pipelining Hazards (4)

Solution # 2 to Control Hazards: Insert an additional instruction that is not affected by the branch instruction. This solution is called delayed branch.

‒ Data Hazards: occurs when an operand used in the next instruction is updated in the prior instruction.

add $s0, $s1, $s2

sub $t0, $s0, $t1

<u>Solution:</u> As soon as ALU generates data ($s0), it makes it available to the next instruction before storing it in the register file.

Program
execution
order   Time
(in instructions)

	2	4	6	8	10

add $s0, $t0, $t1   IF   ID   EX   MEM   WB

$s0 made available to the next instruction

sub $t2, $s0, $t3   IF   ID   EX   MEM   WB

Graphical Representation

add $s0, $t0, $t1

Time

2   4   6   8   10

IF — Instruction fetch from instruction memory

ID — Instruction Decode / Register Read

EX — Execute

MEM — Memory Read/Write

WB — Write Back stage into the register file

1. Shading in each block indicates what the element is used for in the instruction.
2. Shading on the left half of the block indicates that the element is being written. During instruction fetch, the instruction memory is read so the right half of IF block is shaded.
3. Shading on the right half of the block indicates that the element is being read. During write back stage, the register file is written so the left half of the WB block is shaded.

Using the graphical representation, show that the following swap procedure has a pipeline hazard. Reorder the instructions to avoid pipeline stalls.

```
lw $t0, 0($t1)
lw $t2, 4($t1)
sw $t2, 0($t1)
sw $t0, 4($t1)
```


lw $t0, 0($t1)   IF — ID — EX — MEM — WB $t0 loaded

lw $t2, 4($t1)   IF — ID — EX — MEM — WB $t2 loaded

sw $t2, 0($t1)   IF — ID — EX — MEM $t2 stored

sw $t0, 4($t1)   IF — ID — EX — MEM $t0 stored