


# CSE 2021 COMPUTER ORGANIZATION

HUGH CHESSER  
CSE B 1012U

# Combinational Logic: Design of a 1-bit adder (2)

Step 2: Derive the Boolean expression for each output from the truth table

INPUTS			OUTPUTS	
a	b	c (CarryIn)	CarryOut	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



$$\text{Sum} = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc$$
$$\text{Carry-Out} = \bar{a}bc + a\bar{b}c + ab\bar{c} + abc$$



# Combinational Logic: Design of a 1-bit adder (3)

Step 3: Simplify the Boolean expression

$$\text{Carry-Out} = \bar{a}bc + a\bar{b}c + ab\bar{c} + abc = bc + ac + ab$$

$$\text{Sum} = (\bar{a}\bar{b} + ab)c + (a\bar{b} + \bar{a}b)\bar{c} = \overline{(a\bar{b} + \bar{a}b)}c + (a\bar{b} + \bar{a}b)\bar{c}$$

Step 4: Implement the simplified Boolean expression using OR, AND, and NOT gates



Activity: Implement the hardware for the Sum output of the 1-bit adder

# Agenda for Today


- 1-bit ALU – Logic Design

Patterson: Appendix C.5


No Labs next week, Midterm on Wednesday

# 1-bit adder

- Recall the digital circuit of a 1-bit adder
- We will enhance the 1-bit adder to develop a prototype ALU for MIPS




Digital Circuit of a 1-bit adder



Schematic of a 1-bit adder

# 1-bit ALU with AND, OR, and Addition


- The 1-bit adder is supplemented with AND and OR gates
- A multiplexer controls which gate is connected to the output



1-bit ALU with AND, OR, and Addition capability

## ALU Control Lines

Carry In	Operation	Result
0	0 = (00) <sub>two</sub>	add
0	1 = (01) <sub>two</sub>	OR
0	2 = (10) <sub>two</sub>	AND




Schematic

# 32-bit ALU w/ AND, OR, and ADD

- The 1-bit ALU can be cascaded together to form a 32 bit ALU
- Which operation is performed is controlled by the Operation bus


ALU Control Lines		Result
Carry In	Operation	
0	0 = (00) <sub>two</sub>	add
0	1 = (01) <sub>two</sub>	OR
0	2 = (10) <sub>two</sub>	AND

- The designed 32-bit ALU is still missing the subtraction, slt (set if less than), and conditional branch operations



# 1-bit ALU with AND, OR, Addition, and Subtraction

- Recall that subtraction is performed using 2's complement arithmetic
- We calculate the 2's complement of the sub-operand and add to the first operand



## ALU Control Lines


Binvert	Carry In	Operation	Result
0	0	2 = (10) <sub>two</sub>	AND
0	0	1 = (01) <sub>two</sub>	OR
0	0	0 = (00) <sub>two</sub>	add
1	1	0 = (00) <sub>two</sub>	sub

1-bit ALU with AND, OR, Addition, and Subtraction capability



# 1-bit ALU with AND, OR, Add, Sub, and SLT (1)

- Since we need to perform one more operation, we increase the number of inputs at the multiplexer by 1 and label the new input as **Less**
- **SLT operation:**  
if  $(a < b)$ , set Less to 1  
 $\Rightarrow$  if  $(a - b) < 0$ , set Less to 1
- SLT operation can therefore be expressed in terms of a subtraction between the two operands.
- If the result of subtraction is negative, set Less to 1.
- How do we determine if the result is negative?



1-bit ALU with AND, OR, Add, Sub, and SLT capability

# 32-bit ALU


w/ And, OR, Add, Subtract, and SLT

- The 1-bit ALU's can be cascaded together to form a 32 bit ALU
- Operations are controlled by the Operation bus

## ALU Control Lines

Binvert	Carry In	Operation	Result
0	0	0 = (00) <sub>two</sub>	Add $\text{sum}(a,b)$
0	0	1 = (01) <sub>two</sub>	OR ( $a+b$ )
0	0	2 = (10) <sub>two</sub>	AND ( $a \cdot b$ )
1	1	0 = (00) <sub>two</sub>	Subtract ( $a - b$ )
1	1	3 = (11) <sub>two</sub>	SLT Set Result0 if ( $a < b$ )


- Note that Binvert is always the same as Carry-In
- To test equality between  $a$  and  $b$ , subtract  $b$  from  $a$  and check if the result is 0.



# 32-bit ALU w/ And, OR, Add, Subtract, SLT, and Equality Test

## ALU Control Lines

Binvert	Carry In	Operation	Result
0	0	0 = (00) <sub>two</sub>	Add $\text{sum}(a,b)$
0	0	1 = (01) <sub>two</sub>	OR $(a+b)$
0	0	2 = (10) <sub>two</sub>	AND $(a \cdot b)$
1	1	0 = (00) <sub>two</sub>	Subtract $(a - b)$
1	1	3 = (11) <sub>two</sub>	SLT if $(a < b)$ Result0 = 1
1	1	0 = (00) <sub>two</sub>	Test Equality Zero = 1 if $(a = b)$



# 32-bit ALU w/ And, OR, Add, Subtract, SLT, and Equality Test

U\_ALU1bitInvSlTz  
 ALU1bitInvSlTz.SchDoc

