

Chapter 3
Instruction-Level Parallelism and Its Exploitation


## Introduction

- Pipelining become universal technique in 1985
- Overlaps execution of instructions
- Exploits "Instruction Level Parallelism"
- Beyond this, there are two main approaches:
- Hardware-based dynamic approaches
- Used in server and desktop processors
- Not used as extensively in PMP processors
- Compiler-based static approaches
- Not as successful outside of scientific applications


## Instruction-Level Parallelism

- When exploiting instruction-level parallelism, goal is to maximize CPI
- Pipeline CPI =
- Ideal pipeline CPI +
- Structural stalls +
- Data hazard stalls +
- Control stalls
- Parallelism with basic block is limited
- Typical size of basic block = 3-6 instructions
- Must optimize across branches

M< Copyight © 2012, Elsevier nc. All ights reserved.

## Data Dependence

- Loop-Level Parallelism
- Unroll loop statically or dynamically
- Use SIMD (vector processors and GPUs)
- Challenges:
- Data dependency
- Instruction $j$ is data dependent on instruction $i$ if
- Instruction $i$ produces a result that may be used by instruction $j$
- Instruction $j$ is data dependent on instruction $k$ and instruction $k$ is data dependent on instruction $i$
- Dependent instructions cannot be executed simultaneously



## Data Dependence

- Dependencies are a property of programs
- Pipeline organization determines if dependence is detected and if it causes a stall
- Data dependence conveys:
- Possibility of a hazard
- Order in which results must be calculated
- Upper bound on exploitable instruction level parallelism
- Dependencies that flow through memory locations are difficult to detect



## Data Dependence

- Loop: L.D F0,0(R1)
- ADD.D F4,F0,F2
- S.D F4,0(R1)
- DADDUI R1,R1,\#-8
- BNE R1,R2,Loop


## Name Dependence

- Two instructions use the same name but no flow of information
- Not a true data dependence, but is a problem when reordering instructions
- Antidependence: instruction j writes a register or memory location that instruction i reads
- Initial ordering (i before j) must be preserved
- Output dependence: instruction i and instruction j write the same register or memory location
- Ordering must be preserved
- To resolve, use renaming techniques


## Other Factors

## - Data Hazards

- Read after write (RAW)
- Write after write (WAW)
- Write after read (WAR)


## - Control Dependence

- Ordering of instruction i with respect to a branch instruction
- Instruction control dependent on a branch cannot be moved before the branch so that its execution is no longer controller by the branch
- An instruction not control dependent on a branch cannot be moved after the branch so that its execution is controlled by the branch


## Control Dependence

- Must preserve exception behavior.
- We should not change the exception behavior of the program.
- We often relax this to "reordering of instruction must not raise new exceptions"
- DADDU R2,R3,R4
- BEQZ R2,L1
- LW R1,0(R2)
- L1: ......
- No data dependence prevents us from exchanging BEQZ and LW, but might result in memory protection exception


## Examples

- Example 1:

DADDU R1,R2,R3
BEQZ R4,L
DSUBU R1,R1,R6
L: ...
OR R7,R1,R8

- OR instruction dependent on DADDU and DSUBU
- Preserving the order alone is not sufficient (must have the correct value in R1)
- Example 2:

DADDU R1,R2,R3
BEQZ R12,skip
DSUBU R4,R5,R6
DADDU R5,R4,R9
skip:
OR
R7,R8,R9

- Assume R4 isn't used after skip
- Possible to move DSUBU before the branch


## Compiler Techniques for Exposing ILP

- Pipeline scheduling
- Separate dependent instruction from the source instruction by the pipeline latency of the source instruction
- Example:

No dependence
for ( $i=999 ; i>=0 ; i=i-1$ ) between iterations $x[i]=x[i]+s$; MIPS code?

| Instruction producing result | Instruction using result | Latency in clock cycles |
| :--- | :--- | :---: |
| FP ALU op | Another FP ALU op | 3 |
| FP ALU op | Store double | 2 |
| Load double | FP ALU op | 1 |
| Load double | Store double | 0 |




## Loop Unrolling／Pipeline Scheduling

－Pipeline schedule the unrolled loop：

Loop：L．D F0，0（R1）
L．D F6，－8（R1）
L．D F10，－16（R1）
L．D F14，－24（R1）Loop iterations are
ADD．D F4，F0，F2
ADD．D F8，F6，F2
ADD．D F12，F10，F2
ADD．D F16，F14，F2
S．D F4，0（R1）
S．D F8，－8（R1）
DADDUI R1，R1，\＃－32
S．D F12，16（R1）
S．D F16，8（R1）
BNE R1，R2，Loop
independent


## Strip Mining

－Unknown number of loop iterations？
－Number of iterations＝$n$
－Goal：make $k$ copies of the loop body
－Generate pair of loops：
－First executes $n \bmod k$ times
－Second executes $n / k$ times
－＂Strip mining＂

## Loop Level Parallelsim

- Loop-Level Parallelism (LLP) analysis focuses on whether data accesses in later iterations of a loop are data dependent on data values produced in earlier iterations and possibly making loop iterations independent.

$$
\begin{gathered}
\text { For }(i=0 ; i<100 ; i++) \\
\quad x[i]=x[i]+A ;
\end{gathered}
$$

- the computation in each iteration is independent of the previous iterations and the loop is thus parallel. The use of $X[i]$ twice is within a single iteration.
$\Rightarrow$ Thus loop iterations are parallel (or independent from each other).


## MK

## Loop Level Parallelsim

- Loop-carried Dependence: A data dependence between different loop iterations (data produced in earlier iteration used in a later one).
- LLP analysis is important in software optimizations such as loop unrolling since it usually requires loop iterations to be independent.
- LLP analysis is normally done at the source code level or close to it since assembly language and target machine code generation introduces loop-carried name dependence in the registers used for addressing and incrementing.
- Instruction level parallelism (ILP) analysis, on the other hand, is usually done when instructions are generated by the compiler



## Loop Level parallelism

- $\operatorname{for}(\mathrm{i}=0 ; \mathrm{i}<=100 ; i++)$
- $\quad \mathrm{A}[\mathrm{i}]=\mathrm{A}[\mathrm{i}]+\mathrm{B}[\mathrm{i}] ; \quad$ /* S 1 */
- $\mathrm{B}[\mathrm{i}+1]=\mathrm{C}[\mathrm{i}]+\mathrm{D}[\mathrm{i}] ; \quad$ /* S 2 */
- S1 uses the value calculated by S2 in the previous iteration (loop carried dependence)
- The dependence is not circular, S2 does not depend on S1 in the previous iteration



## Finding Dependence

- Finding dependences in the program is very important for renaming and executing instructions in parallel.
- Arrays and pointers makes finding dependences very difficult.
- Assume array indices are affine, which means on the form where and are constant.
- GCD test can be used to detect dependences.


## Finding Dependence

- Assume we stored an array with index value of ai+b and loaded an array with an index value of $c j+d$
- Are they pointing to the same location?
- Assume the loop limit is $m, n$
- Are there
$j, k \quad m \leq j, k \leq n$ such that $a \times j+b=c \times k+d$

M< Copyright © 2012, Elseverer nc. All ights reserved.

## GCD test

- A simple and sufficient test for absence can be found.
- If a loop dependence exists, then

$$
G C D(c, a) \text { divides }(d-b)
$$

## GCD Test -- Example

for(i=1; i<=100; i=i+1) \{
$x[2 * i+3]=x[2 * i]$ * 5.0 ;
\}

$$
a=2 \quad b=3 \quad c=2 \quad d=0
$$

$\operatorname{GCD}(\mathrm{a}, \mathrm{c})=2$
$d-b=-3$
2 does not divide -3 $\Rightarrow$ No dependence is not possible.

5,7,9,11,13,15,17,19,21,23,...
4,6,8,10,12,14,16,18,20,22,
M< Copyight © 2012, Elseverer nc. All ights reseved.

## Dependence Analysis

- Dependence analysis is a very important tool for exploiting LLP, it can not be used in these situations
- Objects are referenced using pointers
- Array indexing using another array a[b[i]]
- Dependence may exist for some values of input, but in reality the input never takes these values.
- When we want to more than the possibility of dependence (which write causes it?)
- Dependence analysis across procedure boundaries


## Dependence Analysis

- Sometimes, points-to analysis might help.
- We might be able to answer simpler questions, or get some hints.
- Do 2 pointers point to the same list?
- Type information
- Information derived when the object was allocated
- Pointer assignments

M< copyight © 2012, Elsevier rnc. Al inghts reserved. 27

## Software Pipelines

- Software pipelined loop chooses instructions from different loop iterations, thus separating the dependent instructions within one iteration of the original loop


M< Copyright © 2012, Elsevier Inc. All rights reserved.

## Software Piplines

| Loop: | L.D | F0,0(R1) |
| :--- | :--- | :--- |
|  | ADD.D | F4,F0,F2 |
|  | S.D | F4,0(R1) |
|  | DADDUI | R1,R1,\#-8 |
|  | BNE |  |

Before: Unrolled 3 times

| 1 | L.D | F0,0(R1) |
| :--- | :--- | :--- |
| 2 | ADD.D | F4,F0,F2 |
| 3 | S.D | F4,0(R1) |
| 4 | L.D | F0, 8(R1) |
| 5 | ADD.D | F4,F0,F2 |
| 6 | S.D | F4, -8(R1) |
| 7 | L.D | F0, 16(R1) |
| 8 | ADD.D | F4,F0,F2 |
| 9 | S.D | F4, 16(R1) |
| 10 | DADDUI | R1,R1, \#-24 |
| 11 | BNE | R1,R2,L00P |

After: Software Pipelined Version

| L.D | F0, 0(R1) |
| :--- | :--- |
| ADD.D | F4,F0,F2 |
| L.D | F0, $8($ R1 ) |
| S.D | F4,0(R1) ;Stores M[i] |
| ADD.D | F4,F0,F2 ;Adds to M[i-1] |
| L.D | F0,-16(R1); Loads M[i-2] |
| DADDUI | R1,R1,\#-8 |
| BNE | R1,R2,L00P |
| S.D | F4, 0(R1) |
| ADDD | F4,F0,F2 |
| S.D | F4,-8(R1) |



## Branch Prediction

- Dynamic scheduling deals with data dependence improving, the limiting factor is the control dependence.
- Branch prediction is important for processors that maintains a CPI of 1 , but it is crucial for processors who tries to issue more than one instruction per cycle (CPI < 1).
- We have already studied some techniques (delayed branch, predict not taken), but these do not depend on the dynamic behavior of the code.

M< Copyight © 2012, Elsevever Inc. Al I rights reserved.

## Branch History Table

- A small memory indexed by the lower portion of the address of the branch instruction.
- The memory contains only 1-bit, to predict taken or untaken
- If the prediction is incorrect, the prediction bit is inverted.
- In a loop, it mispredicts twice
- End of loop case, when it exits instead of looping as before
- First time through loop on next time through code, when it predicts exit instead of looping



## 2-Bit Predictor

- Uses 2 bits to add some hysteresis to the prediction - Compare with 1 bit?
- 2 bits are as good as N bits (approx.)



## 2-bit Predictor

- 4096 entries 2-bit predictor miss rate


M< Copyight © 2012, Elsevier nc. All ights reserved.

## Correlating Branch Predictors

| B1 | DSUBUI R3, R1, \#2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | if (aa==2) | BNEZ | R3, L1 | ; b1 (aa!=2) |
|  | aa=0; | DADD | R1, R0, R0 | ; aa==0 |
| B2 | if (bb= 2) $\xrightarrow{\text { L1. }}$ | DSUBUI | R3, R1, \#2 |  |
|  | $\mathbf{b b}=0$; | NEZ | R3, L2 | ; b2 (bb! = ${ }^{\text {) }}$ |
|  |  | DADD | R2, R0, R0 | ; bb==0 |
| B3 | if (aa! = bb) $\quad \mathrm{L} 2 \cdot$ | DSUBUI | R3, R1, R2 | ; R3=aa-bb |
|  |  | BEQZ | R3, L3 | ; b3 (aa==bb) |

If the condition is true $\rightarrow \mathrm{B} 1, \mathrm{~B} 2$ branch NOT TAKEN
If the condition is true $\rightarrow$ B3 NOT taken
If B1 and B2 both NOT TAKEN B3 $\rightarrow$ TAKEN
There is a correlation between B3 and both B1 and B2

M<

## Correlating Branch Predictors

- Correlating predictors (rwo-level predictors) use the behavior of other branches to make prediction.
- Simplest (1-bit) has 2 predictions, one if the last branch is take, the second is when the last branch is not taken
- The prediction is on the form NT/T

M< copyight © 2012, Elsevierer nc. Al inghts reserved.



## Correlating Predictors

- The previous predictor is called $(1,1)$ predictor.
- It uses one bit for history (last branch), to choose among two $\left(2^{1}\right) 1$-bit branch predictors.
- In general a predictor could me ( $m, n$ ) predictor.
- It uses the last $m$ branch to choose among $2^{m}$ branch predictors each is $n$-bit predictor.



## $(2,2)$ Correlating Predictors

$(2,2)$ predictor

- Behavior of recent branches selects between four predictions of next branch, updating just that prediction




## Branch Prediction

- Basic 2-bit predictor:
- For each branch:
- Predict taken or not taken
- If the prediction is wrong two consecutive times, change prediction
- Correlating predictor:
- Multiple 2-bit predictors for each branch
- One for each possible combination of outcomes of preceding $n$ branches
- Local predictor:
- Multiple 2-bit predictors for each branch
- One for each possible combination of outcomes for the last $n$ occurrences of this branch


## Tournament Predictor

- Tournament predictor:
- Combine correlating predictor with local predictor
- A selector is sued to decide which one of these to use
- The selector could be similar to a 2-bit predictor
- A saturating 2-bit binary counter with 2 outcomes P1/P2


M—Copyright © 2012, Elsevier Inc. All rights reserved.


## Alpha 21264 Branch Predictor

- Tournament predictor using, 4K 2-bit counters indexed by local branch address.
- Global predictor
- 4 K entries index by history of last 12 branches ( $2^{12}=$ 4K)
- Each entry is a standard 2-bit predictor
- Local predictor
- Local history table: 1024 10-bit entries recording last 10 branches, index by branch address
- The pattern of the last 10 occurrences of that particular branch used to index table of 1 K entries with 3 -bit saturating counters

M< Copyight e 2012, Elsevier nc. All ights reserved.

## Intel Core i7 Branch Predictor

## Dynamic Scheduling

- Rearrange order of instructions to reduce stalls while maintaining data flow
- Advantages:
- Compiler doesn't need to have knowledge of microarchitecture
- Handles cases where dependencies are unknown at compile time
- Disadvantage:
- Substantial increase in hardware complexity
- Complicates exceptions

M< Copyight © 2012, Elsevever Inc. All rights reserved.

## Dynamic Scheduling

- Dynamic scheduling implies:
- Out-of-order execution
- Out-of-order completion
- Creates the possibility for WAR and WAW hazards
- Tomasulo's Approach
- Tracks when operands are available
- Introduces register renaming in hardware
- Minimizes WAW and WAR hazards


## Register Renaming

- Example:
DIV.D F0,F2,F4

ADD.D F6,F0,F8
S.D F6,0(R1)


SUB.D F8,F10,F14 antidependence MUL.D F6,F10,F8

+ name dependence with F6



## Register Renaming

- Example:
DIV.D F0,F2,F4

ADD.D S,F0,F8
S.D S,0(R1)

SUB.D T,F10,F14
MUL.D F6,F10,T

- Now only RAW hazards remain, which can be strictly ordered


## Register Renaming

- Register renaming is provided by reservation stations (RS)
- Contains:
- The instruction
- Buffered operand values (when available)
- Reservation station number of instruction providing the operand values
- RS fetches and buffers an operand as soon as it becomes available (not necessarily involving register file)
- Pending instructions designate the RS to which they will send their output
- Result values broadcast on a result bus, called the common data bus (CDB)
- Only the last output updates the register file
- As instructions are issued, the register specifiers are renamed with the reservation station
- May be more reservation stations than registers

