

















Examp	les		Introdu
Example 1 DADDU BEQZ DSUBU L: OR	<u>-</u> R1,R2,R3 R4,L R1,R1,R6 R7,R1,R8	 OR instruction dependent on DADDU and DSUBU Preserving the order alone is not sufficient (must have the correct value in R1) 	laction
 Example 2 DADDU BEQZ DSUBU DADDU skip: OR 	<u>-</u> R1,R2,R3 R12,skip R4,R5,R6 R5,R4,R9 R7,R8,R9	 Assume R4 isn't used after skip Possible to move DSUBU before the branch 	
M<	Copyright @	∋ 2012, Elsevier Inc. All rights reserved.	10

•	 ompiler Techn Pipeline scheduli Separate dependinstruction by the instruction 	iques for Ex ing dent instruction fro pipeline latency	posing ILP om the source of the source	Compiler Techniques
1	Example: for (i=999; i>=0; i=i x[i] = x[i] + s;	-1) No depen between i MIPS cod	dence terations e?	
	Instruction producing result	Instruction using result	Latency in clock cycles	
	FP ALU op	Another FP ALU op	3	
	FP ALU op	Store double	2	
	Load double	FP ALU op	1	
	Load double	Store double	0	
MK	Copyright ©	2012, Elsevier Inc. All rights rese	rved.	11

P	ipeline	e Stal	s		Compi
Lo	op: L.D stall ADD.D stall stall S.D DADDL stall (as BNE	F0,0(R1) F4,F0,F2 F4,0(R1) II R1,R1,#-8 sume integet	r load latency is 1)	1 2 3 4 5 6 7 8	ler Techniques
		lucing result	Instruction using result	Latency in clock cycles	
	FP ALU op		Another FP ALU op	3	
	FP ALU op		Store double	2	
	Load double		FP ALU op	1	
	Load double		Store double	0	
		Copyright ©	2012, Elsevier Inc. All rights rese	rved.	12

Pipeline Sch	eduling	
Sahadulad aada:		
Scheduled Code.		1
DADDUI R1 R1 #-8		2
ADD.D F4.F0.F2		3
stall		4
stall		5
S.D F4,8(R1)		6
BNE R1,R2,Loop		7
Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0
/		
Copyright ©	2012, Elsevier Inc. All rights rese	erved.



Loo	p Unr beline so	olling/P	Pipeline Scheduling e unrolled loop:	Compiler Techn
Loop:	L.D L.D L.D ADD.D ADD.D ADD.D ADD.D S.D S.D S.D S.D S.D S.D S.D BNE	F0,0(R1) F6,-8(R1) F10,-16(R1) F14,-24(R1) F4,F0,F2 F8,F6,F2 F12,F10,F2 F16,F14,F2 F4,0(R1) F8,-8(R1) R1,R1,#-32 F12,16(R1) F16,8(R1) R1,R2,Loop	Loop iterations are independent	iques
		Copyright © 20	112, Elsevier Inc. All rights reserved.	15



























S	oftw	are Pip	line	es				
		Loop:	L.D ADD S.D DADD BNE	.D	F0,(F4,] F4,(R1,]	0(R1) F0,F2 0(R1) R1,#-8		
Bef 1 2 3 4 5 6 7 8 9 10 11	ADD.D S.D L.D ADD.D S.D L.D ADD.D S.D L.D ADD.D S.D DADDUI BNE	rolled 3 times F0,0(R1) F4,F0,F2 F4,0(R1) F0,-8(R1) F4,F0,F2 F4,-8(R1) F0,-16(R1) F4,F0,F2 F4,-16(R1) R1,R1,#-24 R1,R2,LOOP	Afte 1 2 3 4 5	ADD L.D S.D L.D L.D DAD BNE S.D ADD S.D	.D .D DUI	e Pipelined V F0,0(R1) F4,F0,F2 F0,-8(R1) F4,F0,F2 F0,-16(R1) R1,R1,#-8 R1,R2,LOO F4,0(R1) F4,F0,F2 F4,-8(R1)	ersion ;Stores M[i] ;Adds to M[i-1);Loads M[i-2] P	1
M<		Copyright © 2	2012, Else	evier Inc	. All rig	ghts reserved.		29

















E	xan	nple					
B1 B2	if (a d: if (a	l==0) =1; l==1)	BNEZ DADD L1: DADD BNEZ	R1, L1 ; d R1, R0, #1 ; Y R3, R1, #-1 R3, L2 ; b	l == 0 ? /ES d==1 2 (bb!=2)	
	{		L2:	If b1 not tak	(en h2i	s	
				taken for su	ure	5	
Init	ial d	d==0?	B1	d befoe b2	d==1	b2	
0		Y	NO	1	Y	NO	
1		Ν	Taken	1	Y	NO	
2		Ν	Taken	2	Ν	Taken	
		Co	pyright © 2012, Elsevier I	nc. All rights reserved.			38



E>	kam	pl	e					
Init	ial d	d==	=0?	B1	d befo	oe b2	d==	:1 b2
0		Ì	Y	NO	1		Y	NO
1		1	N	Taken	1		Y	NO
2		1	N	Taken	2		Ν	Taken
d	b1 Pred		b1 action	newb1 pred	b2 pred	k	o2 action	new b2 pred
2	NT/N	۲ 🗙	Т	T/NT	NT/ <mark>NT</mark>	x	Т	NT/T
0	T/NT	\checkmark	NT	T/NT	NT/T	\checkmark	NT	NT/T
2	T/NT	\checkmark	Т	T/NT	NT/T	1	Т	NT/T
0	T /NT	\checkmark	NT	T/NT	NT/T	\checkmark	NT	NT/T
Mi on	spredic lly	tion	on first t	ry				
/<			Copyrid	aht © 2012. Elsev	vier Inc. All rights re	eserved.		

























