

















		DRAM Type	Row access strobe (RAS)			
Production year	Chip size		Slowest DRAM (ns)	Fastest DRAM (ns)	Column access strobe (CAS data transfer time (ns))/ Cycle time (ns)
1980	64K bit	DRAM	180	150	75	250
1983	256K bit	DRAM	150	120	50	220
1986	1M bit	DRAM	120	100	25	190
1989	4M bit	DRAM	100	80	20	165
1992	16M bit	DRAM	80	60	15	120
1996	64M bit	SDRAM	70	50	12	110
1998	128M bit	SDRAM	70	50	10	100
2000	256M bit	DDR1	65	45	7	90
2002	512M bit	DDR1	60	40	5	80
2004	1G bit	DDR2	55	35	5	70
2006	2G bit	DDR2	50	30	2.5	60
2010	4G bit	DDR3	36	28	1	37
2012	8G bit	DDR3	30	24	0.5	31
Figure 2.13 Times nance improveme 986 accompanieo nodes in the mid- or blocks of data; v	s of fast and sl nt of row acce I the switch f 1990s and SDF we discuss this	ow DRAMs var ss time is about rom NMOS DR AMs in the late later in this sec	y with each ge t 5% per year. AMs to CMOS 1990s has sig tion when we	eneration. (C) The improver 5 DRAMs. The pificantly cor talk about SI	ycle time is defined on page nent by a factor of 2 in colum e introduction of various bu mplicated the calculation of a DRAM access time and power	95.) Perfor- in access in rst transfer access time r. The DDR4

Standard	Clock rate (MHz)	M transfers per second	DRAM name	MB/sec /DIMM	DIMM name
DDR	133	266	DDR266	2128	PC2100
DDR	150	300	DDR300	2400	PC2400
DDR	200	400	DDR400	3200	PC3200
DDR2	266	533	DDR2-533	4264	PC4300
DDR2	333	667	DDR2-667	5336	PC5300
DDR2	400	800	DDR2-800	6400	PC6400
DDR3	533	1066	DDR3-1066	8528	PC8500
DDR3	666	1333	DDR3-1333	10,664	PC10700
DDR3	800	1600	DDR3-1600	12,800	PC12800
DDR4	1066-1600	2133-3200	DDR4-3200	17,056-25,600	PC25600
while betwee umn in the r number is us as four num What does t address (RAS akes 9 ns fo on every clo	in the columns. The th harme of the DRAM ch sed in the name of the bers, which are specif his mean? With a 1 ns S time), 9 ns for colun or precharge but happ ock on both edges, wh	int of the sector of the sector ip. The fifth column is eigh DIMM. Although not show ied by the DDR standard. I clock (clock cycle is one-ha na access to data (CAS tim ens only when the reads fr nen the first RAS and CAS	ond, and the four t times the third n in this figure, D For example, DDF If the transfer rate e), and a minimu om that row are f times have elaps	th uses the number column, and a round DRs also specify late (3-2000 CL 9 has late (2), this indicate 9 ns f m read time of 28 n inished. In burst moo ed. Furthermore, the	from the third col- ded version of this ncy in clock cycles encies of 9-9-9-28. for row to columns s. Closing the row de, transfers occur precharge in not

M<

Copyright © 2012, Elsevier Inc. All rights reserved.

55





















