













Superscalar Dynamic Hardware Static In-ord (static)	der execution Mostly in the
	embedded space: MIPS and ARM, including the ARM Coretex A8
Superscalar Dynamic Hardware Dynamic Some	out-of-order None at the present
(dynamic) specu	tion, but no
specu	lation
Superscalar Dynamic Hardware Dynamic with Out-o (speculative) speculation with s	f-order execution Intel Core i3, i5, i7; speculation AMD Phenom; IBM Power 7
VLIW/LIW Static Primarily Static All ha	azards determined Most examples are in
software and in	dicated by compiler signal processing,
(often	simplicitly) such as the TI C6x
EPIC Primarily static Primarily Mostly static All ha	azards determined Itanium
software and in	ndicated explicitly
by the	e compiler

















Ex	am	ple (No S	Spec	ulati	ion)	
lteration number	Instruct	tions	lssues at clock cycle number	Executes at clock cycle number	Memory access at clock cycle number	Write CDB at clock cycle number	Comment
1	LD	R2,0(R1)	1	2	3	4	First issue
1	DADDIU	R2,R2,#1	1	5		6	Wait for LW
1	SD	R2,0(R1)	2	3	7		Wait for DAD
1	DADDIU	R1,R1,#8	2	3		4	Execute dire
1	BNE	R2,R3,LOOP	3	7			Wait for DAD
2	LD	R2,0(R1)	4	8	9	10	Wait for BNE
2	DADDIU	R2,R2,#1	4	11		12	Wait for LW
2	SD	R2,0(R1)	5	9	13		Wait for DAD
2	DADDIU	R1,R1,#8	5	8		9	Wait for BNE
2	BNE	R2,R3,LOOP	6	13			Wait for DAD

7

7

8

8

9

M<

3

 $\frac{\overline{3}}{\overline{3}}$

LD

SD

BNE

R2,0(R1)

R2,0(R1)

R2,R3,LOOP

DADDIU R2,R2,#1

DADDIU R1,R1,#8

Copyright © 2012, Elsevier Inc. All rights reserved.

14

17

15

14

19

15

19

16

18

15

Wait for BNE

Wait for DADDIU

Wait for LW

Wait for BNE Wait for DADDIU

17

Dynamic Scheduling, Multiple Issue, and Speculation

	am	hie						
lteration number	Instruct	tions	lssues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,#8	2	3		4	8	Commit in order
1	BNE	R2,R3,LOOP	3	7			8	Wait for DADDIU
2	LD	R2,0(R1)	4	5	6	7	9	No execute dela
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,#8	5	6		7	11	Commit in order
2	BNE	R2,R3,LOOP	6	10			11	Wait for DADDIU
3	LD	R2,0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,#8	8	9		10	14	Executes earlier
3	BNF	R2.R3.L00P	9	13			14	Wait for DADDIU

M<

Copyright © 2012, Elsevier Inc. All rights reserved.

18















