









| N | /IPS | Inst | tructio | on Se | et |
|------------|-------------|---------|---------|-------|----|
| Register-R | egister | | | | |
| 31 | 26 25 21 | 20 16 | 15 1110 | 65 | 0 |
| Ор | Rs1 | Rs2 | Rd | Орх | |
| Register-I | mmediate | | | | |
| 31 | 26 25 21 | 20 16 | 15 | | 0 |
| Ор | Rs1 | Rd | immedia | te | |
| Branch | | | | | |
| 31 | 26 25 21 | 20 16 | 15 | | 0 |
| Ор | Rs1 | Rs2/Op> | immedia | te | |
| Jump / Cal | II | | | | |
| 31 | 26 25 | | | | 0 |
| Ор | | targ | јет | | |
| | | | | | |
| Fall 09 | | C | SE4201 | | |























































| | | :ern | atives | |
|---|---------------------------------------|------------------------------------|--|--|
| Pineline sne | edun – | | Pipeline c | lepth |
| i ipenne spe | $-\frac{1}{1}$ | +Bran | ich frequency | ×Branch penalty |
| Assume 4 ^c | % unco | nditio | nal branch | . 6% |
| condition | al hran | ch- u | ntakon 10 | % conditiona |
| | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | naken, io | |
| hranch_t? | akon | | | |
| | anen | | | |
| Scheduling | Branch | CPI | speedup v. | speedup v. |
| Scheduling scheme | Branch penalty | CPI | speedup v. unpipelined | speedup v. stall |
| Scheduling scheme Stall pipeline | Branch penalty 3 | <i>CPI</i> 1.60 | speedup v. unpipelined 3.1 | speedup v. stall 1.0 |
| Scheduling scheme Stall pipeline Predict taken | Branch penalty 3 | <i>CPI</i> 1.60 1.20 | speedup v. unpipelined 3.1 4.2 | speedup v. stall 1.0 1.33 |
| Scheduling scheme Stall pipeline Predict taken Predict not take | Branch penalty 3 1 en 1 | <i>CPI</i> 1.60 1.20 1.14 | speedup v. unpipelined 3.1 4.2 4.4 | <i>speedup v.</i> <i>stall</i> 1.0 1.33 1.40 |







| Assuming | the followin | g |
|--|---------------------------------------|--|
| Function | Unit latency | initiation period |
| Integer ALU | 0 | 1 |
| Data Memory | 1 | 1 |
| FP add | 3 | 1 |
| FP Multiply | 6 | 1 |
| FP Divide | 24 | 24 |
| Notice that FP a stages pipeli | add and multiply ne respectively). | are pipelined (4 and 7 |
| Latency is the n that produces result. | number of cycles s a result and an | between an instruction other one that uses the |
| that produces result. | s a result and an | other one that use |



| | | Multicycle operations | | | | | | | | | |
|-------|------|-----------------------|-----------------|--------|---------------------|----------|---------|-----|----|-----|----|
| MULTD | IF | ID | Ml | м2 | мз | м4 | м5 | M6 | М7 | MEM | WE |
| ADDD | | IF | ID | A1 | A2 | A3 | A4 | MEM | WB | | |
| LD | | | IF | ID | EX | MEM | WB | | | | |
| | | | | | | | | | | | |
| | Need | to intr | s wher oduce | more p | are pro pipeline | e regist | ers A1/ | A2, | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |









Maintaining Precise Exception

| DIVF | F0,F2,F4 |
|------|-------------|
| ADDF | F10,F10,F8 |
| SUBF | F12,F12,F14 |

- This is known as out of order completion
- What if DIVF causes an Exception after ADDF is completed but before DIVF is, or if DIVF caused an exception after both ADDF and SUBF completed, there is no way to maintain a precise exception since ADDF destroys one of its operands

CSE4201

Fall 09

<section-header><section-header><list-item><list-item><list-item><list-item>









| MIPS | 640 |)00 |) | | | | |
|---|----------|----------------|----------------------|----------------------------|----------------------------------|--|--|
| IF 2 cycle load delay (data is ready after DS) | IS IF | RF IS IF | EX RF IS IF | DF EX RF IS IF | DF EX RF IS IF | TC DS DF EX RF IS IF | WB TC DS DF EX RF IS IF |
| IF 3 cycles branch delay, MIPS4000 has a singly cycle branch delay scheduling with a predict taken for the remaining 2 | IS IF | RF IS IF | EX RF IS IF | DF EX RF IS IF | DS DF EX RF IS IF | TC DS DF EX RF IS IF | WB TC DS DF EX RF IS IF |
| Fall 09 | | CSE42 | 201 | | | | |

| • FP Adde | er, FP Multiplier, | FP Divider |
|------------------------------|--------------------|-----------------------------|
| Last ste | p of FP Multiplie | er/Divider uses FP Adder HW |
| • 8 kinds | of stages in FP | units: |
| Stage | Functional unit | Description |
| А | FP adder | Mantissa ADD stage |
| D | FP divider | Divide pipeline stage |
| Е | FP multiplier | Exception test stage |
| Μ | FP multiplier | First stage of multiplier |
| Ν | FP multiplier | Second stage of multiplier |
| R | FP adder | Rounding stage |
| S | FP adder | Operand shift stage |
| U | | Unpack FP numbers |

| FP Instr | Pipeline stag | ies | | | | |
|----------------|--------------------------|---|---------------------|--|--|--|
| Add, Subtract | U,S+A,A+R,R+S | | | | | |
| Multiply | U,E+M,M,M,M,N,N+A,R | | | | | |
| Divide | U,A,R,D ²⁸ ,D | U,A,R,D ²⁸ ,D+A,D+R, D+R, D+A, D+R, A, R | | | | |
| Square root | U,E,(A+R) ¹⁰ | U,E,(A+R) ¹⁰⁸ ,A,R | | | | |
| Negate | U,S | | | | | |
| Absolute value | U,S | | | | | |
| FP compare | U,A,R | | | | | |
| OP | | Latency | Initiation interval | | | |
| ADD, | SUB | 4 | 3 | | | |
| MUL | | 8 | 4 | | | |
| DIV | | 36 | 35 | | | |
| SQRT | r | 112 | 111 | | | |
| NEG, | ABS | 2 | 1 | | | |
| COM | D | 3 | 2 | | | |

