











Vector A

VMIPS Instructions

				vrch			
	ADDVV.D	V1,V2,V3	add two vectors	nite			
	ADDVS.D	V1,V2,F0	add vector to a scalar	oture			
	LV	V1,R1	vector load from address	S			
	SV	R1,V1	Vector store at R1				
	MULVV.D	V1,V2,V3	vector multiply				
	DIVVV.D	V1,V2,V3	Vector div (element by element)				
•	LVWS	V1,(R1,R2)	Load vector from R1, stride=R2				
•	LVI	V1,(R1+V2)	Load V1 with elements at R1+V2(i)				
•	CVI	V1,R1	load in V1 0,R1,2R1,3R1,(index				
	vector)						
•	SEQVV.D	V1,V2	Compare elements V1,V2 0 or 1in VN	1			
•	MVTM	VM,F0	Move contents of F0 to vec. mask reg				
-	MTCI	VLR,R1	Move r1 to vector length register				
	Copyright © 2012, Elsevier Inc. All rights reserved. 7						

VMIPS Instructions										
Example: DAXPY										
	L.D	F0,a	; load scalar a							
	LV	V1,Rx	; load vector X							
	MULVS.D	V2,V1,F0	; vector-scalar multiply							
	LV	V3,Ry	; load vector Y							
	ADDVV	V4,V2,V3	; add							
	SV	Ry,V4	; store the result							
 Requires 6 instructions vs. almost 600 for MIPS (instruction bandwidth). Also, in MIPS must writ after LD and MUL (implace we do 										
■ <i>F</i>	Also, in MPS must wait after LD and MOL (unless we do loop unrolling to avoid stalls).									
= C	 In vector architecture, we use chaining (what is the difference between chaining and forwarding?) 									
Copyright © 2012, Elsevier Inc. All rights reserved. 8										





Example								
LV MULVS. LV ADDVV. SV Convoys 1 2	V1,Rx D V2,V1,F0 V3,Ry D V4,V2,V3 Ry,V4 S: LV MULVS LV ADDVV	;load vector X ;vector-scalar multiply ;load vector Y ;add two vectors ;store the sum	r Architectures					
3 SV 3 chimes, 2 FP ops per result, cycles per FLOP = 1.5 For 64 element vectors, requires 64 x 3 = 192 clock cycles								







7



Vector	/ector Mask Registers						
 Consider for (i = 0) if (X) Use vect LV LV L.D SNEVS.D SUBVV.D SV 	:: i < 64; i=i+1 i] != 0) X[i] = X[i] - or mask regi V1,Rx V2,Ry F0,#0 V1,F0 V1,V1,V2 Rx,V1) – Y[i]; ster to "disable" elements: ;load vector X into V1 ;load vector Y ;load FP zero into F0 ;sets VM(i) to 1 if V1(i)!=F0 ;subtract under vector mask ;store the result in X	Architectures				
 GFLOPS rate decreases! 							
Copyright © 2012, Elsevier Inc. All rights reserved.							



- Load/store unit is more complicated than FU's
- Start-up time, is the time for the first word into a register
- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
 - Control bank addresses independently
 - Load or store non sequential words
 - Support multiple vector processors sharing the same memory
- Example:
 - 32 processors, each generating 4 loads and 2 stores/cycle
 - Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
 - How many memory banks needed?

M<

Copyright © 2012, Elsevier Inc. All rights reserved.

17

Vector Architecture



Add in a bank					SE	Q		M	0	D
	0	1	2	3	0	1	2	0	1	2
0	0	1	2	3	0	1	2	0	16	8
1	4	5	6	7	3	4	5	9	1	17
2	8	9	10	11	6	7	8	18	10	2
3	12	13	14	15	9	10	11	3	19	11
4	16	17	18	19	12	13	14	12	4	20
5	20	21	22	23	15	16	17	21	13	5
6	24	25	26	27	18	19	20	6	22	14
7	28	29	30	31	21	22	23	15	7	23





Pro	gran	nming V	ec. Arc	hitect	ures	Vector Arch				
	mpilers	can provide fe	edback to p	rogrammer	'S	nite				
Pro	 Programmers can provide hints to compiler 									
	Benchmark name	Operations executed in vector mode, compiler-optimized	Operations executed in vector mode, with programmer aid	Speedup from hint optimization		"				
	BDNA	96.1%	97.2%	1.52						
	MG3D	95.1%	94.5%	1.00						
	FLO52	91.5%	88.7%	N/A						
	ARC3D	91.1%	92.0%	1.01						
	SPEC77	90.3%	90.4%	1.07						
	MDG	87.7%	94.2%	1.49						
	TRFD	69.8%	73.7%	1.67						
	DYFESM	68.8%	65.6%	N/A						
	ADM	42.9%	59.6%	3.60						
	OCEAN	42.8%	91.2%	3.92						
	TRACK	14.4%	54.6%	2.52						
	SPICE	11.5%	79.9%	4.06						
	QCD	4.2%	75.1%	2.15						
		Copyright © 2012, Els	sevier Inc. All rights rese	erved.	22					





