## **Representing Instructions**

- Instructions are encoded in binary
  - Called machine code
- MIPS instructions
  - Encoded as 32-bit instruction words
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity!
- Register numbers
  - \$t0 \$t7 are reg's 8 15
  - \$t8 \$t9 are reg's 24 25
  - \$s0 \$s7 are reg's 16 23



## **MIPS R-format Instructions**

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
  - op: operation code (opcode)
  - rs: first source register number
  - rt: second source register number
  - rd: destination register number
  - shamt: shift amount (00000 for now)
  - funct: function code (extends opcode)



## **R-format Example**

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

### add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

#### $0000001000110010010000000100000_2 = 02324020_{16}$



## Hexadecimal

Base 16

- Compact representation of bit strings
- 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

# Example: eca8 6420 1110 1100 1010 1000 0110 0100 0010 0000



## **MIPS I-format Instructions**

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
  - rt: destination or source register number
  - Constant: -2<sup>15</sup> to +2<sup>15</sup> 1
  - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible



## **MIPS I-format Example**

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

lw \$t0, 32(\$s3) # Temporary reg \$t0 gets A[8]

Iw	\$s3	\$tO	address
6 bits	5 bits	5 bits	16 bits
35	19	8	32
6 bits	5 bits	5 bits	16 bits
100011	10011	01000	000000000100000
6 bits	5 bits	5 bits	16 bits



Chapter 2 — Instructions: Language of the Computer — 72

## **Stored Program Computers**



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
  - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs



## **Logical Operations**

#### Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	s]]
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

# Useful for extracting and inserting groups of bits in a word



## **Shift Operations**

	ор	rs	rt	rd	shamt	funct
6	s hits	5 bits	5 hits	5 hits	5 hits	6 hits

- shamt: how many positions to shiftShift left logical
  - Shift left and fill with 0 bits
  - s11 by *i* bits multiplies by 2<sup>i</sup>
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by *i* bits divides by 2<sup>i</sup> (unsigned only)



## **AND Operations**

Useful to mask bits in a word
Select some bits, clear others to 0 and \$t0, \$t1, \$t2





## **OR Operations**

Useful to include bits in a word
Set some bits to 1, leave others unchanged

or \$t0, \$t1, \$t2



\$t0 0000 0000 0000 000 00<mark>11 11</mark>01 1100 0000



## **NOT Operations**

Useful to invert bits in a word
Change 0 to 1, and 1 to 0
MIPS has NOR 3-operand instruction
a NOR b == NOT ( a OR b )
nor \$t0, \$t1, \$zero Register

Register 0: always read as zero

\$t1 0000 0000 0000 00011 1100 0000 0000

\$t0 | 1111 1111 1111 1100 0011 1111 1111



## **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- beq rs, rt, L1
  - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
  - if (rs != rt) branch to instruction labeled L1;
- ∎j L1
  - unconditional jump to instruction labeled L1



## **Compiling If Statements**

C code: i = j i = = j?if (i==j) f = g+h;else f = q-h; f = g + hf, g,h in \$s0, \$s1, \$s2 Compiled MIPS code: Exit: bne \$s3, \$s4, Else add \$s0, \$s1, \$s2 i Exit Else: sub \$s0, \$s1, \$s2 Exit: 🛬 Assembler calculates addresses



i≠j

Else:

f = q - h

## **Compiling Loop Statements**

C code:

while (save[i] == k) i += 1;

i in \$s3, k in \$s5, address of save in \$s6
 Compiled MIPS code:





## **Basic Blocks**

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks



## **More Conditional Operations**

Set result to 1 if a condition is true Otherwise, set to 0 slt rd, rs, rt if (rs < rt) rd = 1; else rd = 0;</p> slti rt, rs, constant • if (rs < constant) rt = 1; else rt = 0; Use in combination with beg, bne slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2) bne \$t0, \$zero, L # branch to L



## **Branch Instruction Design**

- Why not blt, bge, etc?
- Hardware for <, ≥, … slower than =, ≠</p>
  - Combining with branch involves more work per instruction, requiring a slower clock
  - All instructions penalized!
  - beq and bne are the common case
- This is a good design compromise



## Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example
  - \$s0 = 1111 1111 1111 1111 1111 1111 1111

  - slt \$t0, \$s0, \$s1 # signed ■  $-1 < +1 \Rightarrow$  \$t0 = 1
  - sltu \$t0, \$s0, \$s1 # unsigned +4,294,967,295 > +1 ⇒ \$t0 = 0







### **Procedure Calling**

- Calling program
  - Place parameters in registers \$a0 \$a3
  - Transfer control to procedure
- Called procedure
  - Acquire storage for procedure, save values of required register(s) on stack \$sp
  - Perform procedure's operations, restore the values of registers that it used
  - Place result in register for caller \$v0 \$v1
  - Return to place of call by returning to instruction whose address is saved in \$ra



## **Register Usage**

- \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 \$t9: temporaries
  - Can be overwritten by callee
- \$s0 \$s7: saved
  - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer for dynamic data (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)



## **Procedure Call Instructions**

- Procedure call: jump and link
  - jal ProcedureLabel
    - Address of following instruction put in \$ra
    - Jumps to target address
- Procedure return: jump register
  - jr \$ra
    - Copies \$ra to program counter
    - Can also be used for computed jumps
      - e.g., for case/switch statements



## Leaf Procedure Example

- C code: int leaf\_example (int g, h, i, j) { int f; f = (g + h) - (i + j); return f; }
  - Arguments g, ..., j in \$a0, ..., \$a3
  - f in \$s0 (hence, need to save \$s0 on stack)
  - Result in \$v0



## Leaf Procedure Example (2)

#### MIPS code:

leaf_e>	kample	e:	
addi	\$sp,	\$sp,	-4
SW	\$s0,	0(\$sp	o)
add	\$t0,	\$a0,	\$a1
add	\$t1,	\$a2,	\$a3
sub	\$s0,	\$t0,	\$t1
add	\$v0,	\$s0,	\$zero
٦w	\$s0,	0(\$sp	o)
addi	\$sp,	\$sp,	4
jr	\$ra		

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return







## **Non-Leaf Procedures**

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call



# Non-Leaf Procedure Example (2)

```
• C code:
int fact (int n)
{
  if (n < 1) return 1;
  else return n * fact(n - 1);
}
```

- Argument n in \$a0
- Result in \$v0



# Non-Leaf Procedure Example (3)

#### MIPS code:

fact	t:				
	addi	\$sp,	\$sp, -8	#	adjust stack for 2 items
	SW	\$ra,	4(\$sp)	#	save return address
	SW	\$a0,	0(\$sp)	#	save argument
	slti	\$t0,	\$a0, 1	#	test for n < 1
	beq	\$t0,	\$zero, L1		
	addi	\$∨0,	\$zero, 1	#	if so, result is 1
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
	jr	\$ra		#	and return
L1:	addi	\$a0,	\$a0, -1	#	else decrement n
	jal	fact		#	recursive call
	٦w	\$a0,	0(\$sp)	#	restore original n
	٦w	\$ra,	4(\$sp)	#	and return address
	addi	\$sp,	\$sp, 8	#	pop 2 items from stack
	mul	\$v0,	\$a0, \$v0	#	multiply to get result
	jr	\$ra		#	and return



# Non-Leaf Procedure Example (4)





# Non-Leaf Procedure Example (5)





# Non-Leaf Procedure Example (6)

fact4 call (\$a0) <sub>5</sub> =0, (\$ra) <sub>5</sub> =return addr in fact4

fo	ct:	
Ia	υι.	

addi sw sw	\$sp, \$ra, \$a0,	\$sp, 4(\$s; 0(\$s;	-8 (0) (0)	3	
slti beq	\$t0, \$t0,	\$a0, \$zero	1 ),	L1	
addi addi jr	\$v0, \$sp, \$ra	\$zero \$sp,	), 8	1	
L1: a jal	addi S fact	\$a0, \$	a	), 1	© v∩−1
lw lw addi	\$a0, \$ra, \$sp,	0(\$s; 4(\$s; \$sp,	) ) 8		ΦVU=1
mul	\$v0,	\$a0,	\$١	/0	
ir	\$ra				

fact3 (\$ra)₄	call ( =retu	\$a0)₄=1 rn addr	in fact3	
fact:				
addi sw sw	\$sp, \$ra, \$a0,	\$sp, -8 4(\$sp) 0(\$sp)	8	
slti beq	\$t0, \$t0,	\$a0, 1 \$zero,	L1	
addi addi jr	\$v0, \$sp, \$ra	\$zero, \$sp, 8	1	
L1: a jal	addi 9 fact	\$a0, \$a0	0, -1	\$v0=1*(\$a0) <sub>4</sub> =1
lw lw addi	\$a0, \$ra, \$sp,	0(\$sp) 4(\$sp) \$sp, 8	(	
mul	\$v0,	\$a0, \$v	v0	
jr	\$ra			



# Non-Leaf Procedure Example (7)

fact2 call  $($a0)_3=2$ , (\$ra)<sub>3</sub>=return addr in fact2 fact1 call (\$a0)<sub>2</sub>=3 fact: (\$ra)<sub>2</sub>=return addr in fact1 addi \$sp, \$sp, -8 fact: \$v0=1 sw \$ra, 4(\$sp) sw \$a0, 0(\$sp) addi \$sp, \$sp, -8 sw \$ra, 4(\$sp) slti \$t0, \$a0, 1 sw \$a0, 0(\$sp) beq \$t0, \$zero, L1 slti \$t0, \$a0, 1 addi \$v0, \$zero, 1 beq \$t0, \$zero, L1 addi \$sp, \$sp, 8 addi \$v0, \$zero, 1 jr \$ra addi \$sp, \$sp, 8 L1: addi \$a0, \$a0, -1 ir \$ra ial fact L1: addi \$a0, \$a0, -1 lw \$a0, 0(\$sp) jal fact lw \$ra, 4(\$sp) addi \$sp, \$sp, 8 lw \$a0, 0(\$sp) lw \$ra, 4(\$sp) mul \$v0, \$a0, \$v0 addi \$sp, \$sp, 8 \$v0=1\*(\$a0)<sub>3</sub> \$v0=2\*(\$a0)<sub>2</sub> jr \$ra mul \$v0, \$a0, \$v0 =2 =6 ir \$ra



# Non-Leaf Procedure Example (8)

	Main call (\$a0) <sub>1</sub> =4, (\$ra) <sub>1</sub> =return addr in main							
	fact:							
\$v0= <b>6</b>	addi sw sw	\$sp, \$ra, \$a0,	\$sp, -8 4(\$sp) 0(\$sp)					
	slti beq	\$t0, \$t0,	\$a0, 1 \$zero, Li	1				
	addi addi jr	\$v0, \$sp, \$ra	\$zero, 1 \$sp, 8					
	L1: a jal	addi \$ fact	a0, \$a0,	-1				
	lw lw addi	\$a0, \$ra, \$sp,	0(\$sp) 4(\$sp) \$sp, 8					
	mul	\$v0,	\$a0, \$v0		#\$v0=6*(\$a0) <sub>1</sub> =24			
	jr	\$ra						



## **Local Data on the Stack**



- Local data allocated by callee
  - e.g., C automatic variables
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage



## **Memory Layout**

- Text: program code
- Static data: global variables
  - e.g., static variables in C, constant arrays and strings
  - \$gp initialized to address allowing ±offsets into this segment
  - Dynamic data: heap
    - E.g., malloc in C, new in Java
- Stack: automatic storage



### **Register Summary**

- The following registers are preserved on call
- \$s0 \$s7, \$gp, \$sp, \$fp, and \$ra

Register Number	Mnemonic Name	Conventional Use		Register Number	Mnemonic Name	Conventional Use
\$0	zero	Permanently 0		\$24, \$25	\$t8,\$t9	Temporary
\$1	\$at	Assembler Temporary (reserved)		\$26, \$27	\$k0, \$k1	Kernel (reserved for OS)
\$2,\$3	\$v0, \$v1	Value returned by a subroutine		\$28	\$gp	Global Pointer
\$4-\$7	\$a0-\$a3	Arguments to a subroutine		\$29	\$sp	Stack Pointer
\$8-\$15	\$t0-\$t7	Temporary (not preserved across a function call)		\$30	\$fp	Frame Pointer
\$16-\$23	\$s0-\$s7	Saved registers (preserved across a function call)		\$31	\$ra	Return Address



## **Character Data**

Byte-encoded character sets ASCII: (7-bit) 128 characters 95 graphic, 33 control Latin-1: (8-bit) 256 characters ASCII, +96 more graphic characters Unicode: 32-bit character set Used in Java, C++ wide characters, … Most of the world's alphabets, plus symbols

UTF-8, UTF-16: variable-length encodings



### **ASCII Representation of Characters**

Dec	Hex	Name	Char	Ctrl-char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	0	Null	NUL	CTRL-@	32	20	Space	64	40	0	96	60	
1	1	Start of heading	SOH	CTRL-A	33	21	1	65	41	A	97	61	а
2	2	Start of text	STX	CTRL-B	34	22		66	42	в	98	62	ь
з	3	End of text	ETX	CTRL-C	35	23	#	67	43	С	99	63	с
4	4	End of xmit	EOT	CTRL-D	36	24	\$	68	44	D	100	64	d
5	5	Enquiry	ENQ	CTRL-E	37	25	%	69	45	E	101	65	e
6	6	Acknowledge	ACK	CTRL-F	38	26	8.	70	46	F	102	66	f
7	7	Bell	BEL	CTRL-G	39	27	•	71	47	G	103	67	g
8	8	B ackspace	BS	CTRL-H	40	28	(	72	48	н	104	68	h
9	9	Horizontal tab	HT	CTRL-I	41	29	)	73	49	I	105	69	1
10	0A	Line feed	LF	CTRL-J	42	2A	•	74	4A	3	106	6A	j
11	OB	Vertical tab	VT	CTRL-K	43	28	+	75	4B	к	107	6B	k
12	OC	Form feed	FF	CTRL-L	44	2C		76	4C	L	108	6C	1
13	OD	Carriage feed	CR	CTRL-M	45	2D	2	77	4D	M	109	6D	m
14	OE	Shift out	SO	CTRL-N	46	2E	÷	78	4E	N	110	6E	n
15	OF	Shift in	SI	CTRL-O	47	2F	1	79	4F	0	111	6F	0
16	10	Data line escape	DLE	CTRL-P	48	30	0	80	50	P	112	70	р
17	11	Device control 1	DC1	CTRL-Q	49	31	1	81	51	Q	113	71	q
18	12	Device control 2	DC2	CTRL-R	50	32	2	82	52	R	114	72	r
19	13	Device control 3	DC3	CTRL-S	51	33	3	83	53	S	115	73	s
20	14	Device control 4	DC4	CTRL-T	52	34	4	84	54	т	116	74	t
21	15	Neg acknowledge	NAK	CTRL-U	53	35	5	85	55	U	117	75	u
22	16	Synchronous idle	SYN	CTRL-V	54	36	6	86	56	V	118	76	v
23	17	End of xmit block	ETB	CTRL-W	55	37	7	87	57	W	119	77	w
24	18	Cancel	CAN	CTRL-X	56	38	8	88	58	х	120	78	×
25	19	End of medium	EM	CTRL-Y	57	39	9	89	59	Y	121	79	Y
26	1A	Substitute	SUB	CTRL-Z	58	ЗA		90	5A	Z	122	7A	z
27	1B	Escape	ESC	CTRL-[	59	38	;	91	5B	[	123	7B	{
28	1C	File separator	FS	CTRL-\	60	3C	<	92	5C	1	124	7C	1
29	1D	Group separator	GS	CTRL-]	61	3D	-	93	5D	1	125	7D	}
30	1E	Record separator	RS	CTRL-^	62	3E	>	94	SE	~	126	7E	~
31	1F	Unit separator	US	CTRL	63	ЗF	?	95	5F		127	7F	DEL



## **ASCII Characters**

- American Standard Code for Information Interchange (ASCII).
- Most computers use 8-bit to represent each character. (Java uses Unicode, which is 16bit).
- Signs are combination of characters.
- How to load a byte?
  - Ib, Ibu, sb for byte (ASCII)
  - Ih, Ihu, sh for half-word instruction (Unicode)



## **Byte/Halfword Operations**

Could use bitwise operations MIPS byte/halfword load/store String processing is a common case lb rt, offset(rs) lh rt, offset(rs) Sign extend to 32 bits in rt lbu rt, offset(rs) lhu rt, offset(rs) Zero extend to 32 bits in rt sb rt, offset(rs) sh rt, offset(rs) Store just rightmost byte/halfword



## String Copy Example

C code:

```
Null-terminated string
void strcpy (char x[], char y[])
{ int i;
  i = 0;
  while ((x[i]=y[i])!='\setminus 0')
    i += 1:
}
Addresses of x, y in $a0, $a1
i in $s0
```



## String Copy Example

#### MIPS code:

stro	cpy:				
	addi	\$sp,	\$sp, -4	#	adjust stack for 1 item
	SW	\$s0,	0(\$sp)	#	save \$s0
	add	\$s0,	<pre>\$zero, \$zero</pre>	#	i = 0
L1:	add	\$t1,	\$s0, \$a1	#	addr of y[i] in \$t1
	1bu	\$t2,	0(\$t1)	#	$t_{2} = y[i]$
	add	\$t3,	\$s0, \$a0	#	addr of x[i] in \$t3
	sb	\$t2,	0(\$t3)	#	x[i] = y[i]
	beq	\$t2,	\$zero, L2	#	exit loop if y[i] == 0
	addi	\$s0,	\$s0, 1	#	i = i + 1
	j	L1		#	next iteration of loop
L2:	٦w	\$s0,	0(\$sp)	#	restore saved \$s0
	addi	\$sp,	\$sp, 4	#	pop 1 item from stack
	jr	\$ra		#	and return



## **32-bit Constants**

- Most constants are small
  - 16-bit immediate is sufficient
- For the occasional 32-bit constant
  - lui rt, constant
    - Copies 16-bit constant to left 16 bits of rt
    - Clears right 16 bits of rt to 0

ori \$s0,\$s0,2304

0000 0000 0011 1101 0000 1001 0000 0000



## **Branch Addressing**

Branch instructions specify

- Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- PC-relative addressing
  - Target address = PC + offset × 4
  - PC already incremented by 4 by this time

## **Jump Addressing**

- Jump (j and jal) targets could be anywhere in text segment
  - Encode full address in instruction





## **Target Addressing Example**

Loop code from earlier exampleAssume Loop at location 80000





## **Branching Far Away**

If branch target is too far to encode with 16-bit offset, assembler rewrites the code Example beg \$s0,\$s1, L1 written as bne \$s0,\$s1, L2 j L1 12:



## **Addressing Mode Summary**

#### 1. Immediate addressing

op rs rt Immediate

#### 2. Register addressing



#### 3. Base addressing



#### 4. PC-relative addressing



#### 5. Pseudodirect addressing





# Synchronization (Parallelism)

- Two processors sharing an area of memory
  - P1 writes, then P2 reads
  - Data race if P1 and P2 don't synchronize
    - Result depends on order of accesses
- Hardware support required
  - Atomic read/write memory operation
  - No other access to the location allowed between the read and write
- Could be a single instruction
  - E.g., atomic swap of register ↔ memory
  - Or an atomic pair of instructions

## **Synchronization in MIPS**

- Load linked: 11 rt, offset(rs)
- Store conditional: sc rt, offset(rs)
  - Succeeds if location not changed since the 11
    - Returns 1 in rt
  - Fails if location is changed
    - Returns 0 in rt

Example: atomic swap (to test/set lock variable)

try: add \$t0,\$zero,\$s4 ;copy exchange value

- 11 \$t1,0(\$s1) ;load linked
- sc \$t0,0(\$s1) ;store conditional
- beq \$t0,\$zero,try ;branch store fails
- add \$s4,\$zero,\$t1 ;put load value in \$s4



## **C Sort Example**

Illustrates use of assembly instructions for a C bubble sort function Swap procedure (leaf) void swap(int v[], int k) int temp; temp = v[k]; v[k] = v[k+1];v[k+1] = temp;v in \$a0, k in \$a1, temp in \$t0



## **The Procedure Swap**

swap:	s]] \$t1, \$a1, 2	#	t1 = k * 4
	add \$t1, \$a0, \$t1	#	t1 = v+(k*4)
		#	(address of v[k])
	lw \$t0, 0(\$t1)	#	t0 (temp) = v[k]
	lw \$t2, 4(\$t1)	#	t2 = v[k+1]
	sw \$t2, 0(\$t1)	#	v[k] = \$t2 ( $v[k+1]$ )
	sw \$t0, 4(\$t1)	#	v[k+1] = \$t0 (temp)
	jr \$ra	#	return to calling routine



## Example

MORGAN KAUFMAN

OTD.	.data		7 + 0
MAX:	.asciiz .word 0	<pre>*a1b2c3d4e5f6g7</pre>	$(n819^{\circ} \# S1R[0,1,,17]=a,1,b,,9 (8 bits) # MAX = 0x44556677 (32 bits)$
SIZE:	.byte 33	,22,11;	# SIZE[0,1,2] = 33,22,11 (8 bits)
count:	.word 0,	1,2;	#  count[0,1,2] = 0,1,2 (32 bits)
#	 tovt		
main:			
	la	\$t0, STR	# \$t0 = address(STR)
	lb	\$t1, 0(\$t0)	# \$t1 = 97 (ascii code for 'a' in decimal)
	addi	\$t2, \$t1, -4	# \$t2 = 93
	lb	\$t3, 3(\$t0)	# \$t3 = 50 (ascii code for '2' in decimal)
	lb	\$t4, 23(\$t0)	# \$t4 = 68 = 44 hex
	lb	\$t5, 24(\$t0)	# \$t5 = 33
	lb	\$t6, 32(\$t0)	# \$t6 = 1
	lb	\$t7, 33(\$t0)	# \$t7 = 0
	lh	\$t8, 26(\$t0)	# \$t8 = 11 = b hex
	lw	\$t9, 36(\$t0)	# \$t9 = 2
#	   ir	 \$ra	# return
M	,	Chapt	er 2 — Instructions: Language of the Computer — 120

## **Concluding Remarks**

### Design principles

- 1. Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises
- Layers of software/hardware
  - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
  - c.f. x86



## Acknowledgement

The slides are adopted from Computer Organization and Design, 5th Edition by David A. Patterson and John L. Hennessy 2014, published by MK (Elsevier)



