## Representing Instructions

Instructions are encoded in binary

- Called machine code

MIPS instructions

- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!

Register numbers

- \$t0 - \$t7 are reg's 8 - 15
- \$t8 - \$t9 are reg's $24-25$
- \$s0 - \$s7 are reg's 16 - 23


Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

M<
Chapter 2 - Instructions: Language of the Computer - 68

## R-format Example

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| special | $\$$ s1 | $\$$ s2 | $\$$ t0 | 0 | add |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 17 18 8 0 32 <br> 000000 10001 10010 01000 00000 100000 |  |  |  |  |  | 

$00000010001100100100000000100000_{2}=02324020_{16}$
〕 $\mathrm{M}<\quad$ Chapter 2 - Instructions: Language of the Computer - 69

## Hexadecimal

Base 16

- Compact representation of bit strings
- 4 bits per hex digit

| 0 | 0000 | 4 | 0100 | 8 | 1000 | c | 1100 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0001 | 5 | 0101 | 9 | 1001 | d | 1101 |
| 2 | 0010 | 6 | 0110 | a | 1010 | e | 1110 |
| 3 | 0011 | 7 | 0111 | b | 1011 | f | 1111 |

Example: eca8 6420

- 11101100101010000110010000100000

方 $\mathrm{M} \leqslant \quad$ Chapter 2 - Instructions: Language of the Computer - 70

## MIPS I-format Instructions

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

Immediate arithmetic and load/store instructions

- rt: destination or source register number
- Constant: $-2^{15}$ to $+2^{15}-1$
- Address: offset added to base address in rs

Design Principle 4: Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit
instructions uniformly
- Keep formats as similar as possible

MIPS I-format Example


Iw \$t0, 32(\$s3) \# Temporary reg \$t0 gets A[8]

| Iw | $\$ s 3$ | $\$ t 0$ | address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |


| 35 | 19 | 8 | 32 |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |


| 100011 | 10011 | 01000 | 0000000000100000 |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

M<
Chapter 2 - Instructions: Language of the Computer - 72

## Stored Program Computers

 binary, just like data Instructions and data stored in memory
Programs can operate on progr

Binary compatibility allows compiled programs to work on different computers

## Logical Operations

Instructions for bitwise manipulation

| Operation | C | Java | MIPS |
| :---: | :---: | :---: | :---: |
| Shift left | $\ll$ | $\ll$ | s 11 |
| Shift right | $\gg$ | $\ggg$ | sr1 |
| Bitwise AND | $\&$ | $\&$ | and, andi |
| Bitwise OR | $\mid$ | $\mid$ | or, ori |
| Bitwise NOT | $\sim$ | $\sim$ | nor |

Useful for extracting and inserting groups of bits in a word

[^0]
## Shift Operations

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

shamt: how many positions to shift
Shift left logical

- Shift left and fill with 0 bits
- $s 11$ by $i$ bits multiplies by $2^{i}$

Shift right logical

- Shift right and fill with 0 bits
- srl by $i$ bits divides by $2^{i}$ (unsigned only)


## AND Operations

Useful to mask bits in a word

- Select some bits, clear others to 0
and \$t0, \$t1, \$t2
\$t2 00000000000000000000110111000000
$\$ t 1 \longdiv { 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 }$
$\$$ t0 00000000000000000000110000000000

3 M<
MK
Chapter 2 - Instructions: Language of the Computer - 76

## OR Operations

Useful to include bits in a word

- Set some bits to 1, leave others unchanged or \$t0, \$t1, \$t2
\$t2 00000000000000000000110111000000
$\$ 1100000000000000000011110000000000$
\$to 00000000000000000011110111000000


## NOT Operations

Useful to invert bits in a word

- Change 0 to 1 , and 1 to 0

MIPS has NOR 3-operand instruction

- a NOR b == NOT ( a OR b )
$\begin{array}{cc}\text { nor } & \$ t 0, \$ t 1, \$ \text { zero } \\ \$+1 & 00000000000000000011110000000000 \\ \$+0 & \begin{array}{l}\text { Register 0: always } \\ \text { read as zero }\end{array} \\ \\ \text { M< } & \quad \text { Chapter } 2 \text { - Instructions: Language of the Computer }-78\end{array}$


## Conditional Operations

Branch to a labeled instruction if a condition is true

- Otherwise, continue sequentially
beq rs, rt, L1
- if (rs == rt) branch to instruction labeled L1;
bne rs, rt, L1
- if (rs != rt) branch to instruction labeled L1;
j L1
- unconditional jump to instruction labeled L1


## MK

Chapter 2 - Instructions: Language of the Computer - 79

## Compiling Loop Statements

C code:
while (save[i] == k) i += 1;

- $i$ in $\$ s 3, k$ in $\$ s 5$, address of save in $\$ s 6$

Compiled MIPS code:

```
Loop: s11 \$t1, \$s3, 2
    add \$t1, \$t1, \$s6
    1w \$t0, 0(\$t1)
    bne \$t0, \$s5, Exit
    addi \$s3, \$s3, 1
    j Loop
Exit:
```

M<

## Basic Blocks

A basic block is a sequence of instructions with

- No embedded branches (except at end)
- No branch targets (except at beginning)


A compiler identifies basic blocks for optimization An advanced processor can accelerate execution of basic blocks

Chapter 2 - Instructions: Language of the Computer - 82

## More Conditional Operations

Set result to 1 if a condition is true

- Otherwise, set to 0
slt rd, rs, rt
- if $(r s<r t) r d=1$; else $r d=0$;
slti rt, rs, constant
- if (rs < constant) rt = 1; else rt = 0;

Use in combination with beq, bne
s1t \$t0, \$s1, \$s2 \# if (\$s1 < \$s2)
bne \$t0, \$zero, L \# branch to L
MK
Chapter 2 - Instructions: Language of the Computer - 83

## Branch Instruction Design

Why not blt, bge, etc?
Hardware for $<, \geq, \ldots$ slower than $=, \neq$

- Combining with branch involves more work per instruction, requiring a slower clock
- All instructions penalized!
beq and bne are the common case
This is a good design compromise


## Signed vs. Unsigned

Signed comparison: s7t, s7ti
Unsigned comparison: sltu, s7tui
Example

- \$ SO = 11111111111111111111111111111111
- \$ $\$ 1=00000000000000000000000000000001$
- slt \$t0, \$s0, \$s1 \# signed
$-1<+1 \Rightarrow \$ 0=1$
- sltu \$t0, \$s0, \$s1 \# unsigned $+4,294,967,295>+1 \Rightarrow \$ t 0=0$

MK
Chapter 2 - Instructions: Language of the Computer - 85

## Procedure Calling

Calling program

- Place parameters in registers \$a0-\$a3
- Transfer control to procedure

Called procedure

- Acquire storage for procedure, save values of required register(s) on stack \$sp
- Perform procedure's operations, restore the values of registers that it used
- Place result in register for caller \$v0-\$v1
- Return to place of call by returning to instruction whose address is saved in \$ra

[^1] Chapter 2 - Instructions: Language of the Computer - 87

## Procedure Calling

Procedure (function) performs a specific task and returns results to caller.


## Register Usage

\$a0 - \$a3: arguments (reg's 4-7)
$\$ \mathrm{v} 0, \$ \mathrm{v} 1$ : result values (reg's 2 and 3)
\$t0 - \$t9: temporaries

- Can be overwritten by callee
\$s0 - \$s7: saved
- Must be saved/restored by callee
\$gp: global pointer for static data (reg 28)
\$sp: stack pointer for dynamic data (reg 29)
\$fp: frame pointer (reg 30)
\$ra: return address (reg 31)

M<
Chapter 2 - Instructions: Language of the Computer - 88

## Procedure Call Instructions

Procedure call: jump and link
ja1 ProcedureLabe1

- Address of following instruction put in \$ra
- Jumps to target address

Procedure return: jump register jr \$ra

- Copies \$ra to program counter
- Can also be used for computed jumps e.g., for case/switch statements


## Leaf Procedure Example

C code:
int leaf_example (int g, h, i, j)
\{ int f;
$f=(g+h)-(i+j) ;$
return f;
\}

- Arguments g, ..., j in \$a0, ..., \$a3
- f in $\$ \mathrm{~s} 0$ (hence, need to save $\$ \mathrm{~s} 0$ on stack)
- Result in \$v0

Chapter 2 - Instructions: Language of the Computer - 90

| Leaf Procedure Example (2) |  |  |  |
| :---: | :---: | :---: | :---: |
| MIPS code: |  |  |  |
|  |  |  |  |
|  | addi sw | $\begin{aligned} & \text { \$sp, } \\ & \text { \$so, } \\ & \text { Spp, } \end{aligned}$ | Save $\$ 50$ |
|  |  | \$t0, \$a0, \$a1 |  |
|  | add | \$t1, \$a2, \$a3 | Procedure ba |
|  | add | \$v0, \$s0, \$zero | Result |
|  | ${ }_{\text {l }}^{\text {7ddi }}$ | \$s0, \$sp, \$sp, | Restore $\$ 50$ |
|  | jr | \$ra | Retu |
|  | M< | Chapere 2 - nstruction | Language of the computer -91 |

## Non-Leaf Procedures

Procedures that call other procedures
For nested call, caller needs to save on the stack:

- Its return address
- Any arguments and temporaries needed after the call
Restore from the stack after the call

Non-Leaf Procedure Example (2)
C code:
int fact (int $n$ )
\{
if ( $\mathrm{n}<1$ ) return 1;
else return $n *$ fact $(n-1)$;
\}

- Argument n in $\$ \mathrm{aO}$
- Result in \$v0

M<
Chapter 2 - Instructions: Language of the Computer - 94

Non-Leaf Procedure Example (3)
MIPS code:

| fact: |  |  |
| :---: | :---: | :---: |
| addi | \$sp, \$sp, -8 | \# adjust stack for 2 items |
| sw | \$ra, 4(\$sp) | \# save return address |
| sw | \$a0, 0 (\$sp) | \# save argument |
| s7ti | \$t0, \$a0, 1 | \# test for n < 1 |
| beq | \$t0, \$zero, L1 |  |
| addi | \$v0, \$zero, 1 | \# if so, result is 1 |
| addi | \$sp, \$sp, 8 | \# pop 2 items from stack |
| jr | \$ra | \# and return |
| L1: addi \$ | \$a0, \$a0, -1 | \# else decrement n |
|  | fact | \# recursive call |
| 7w | \$a0, 0(\$sp) | \# restore original n |
| 1 w | \$ra, 4(\$sp) | \# and return address |
| addi | \$sp, \$sp, 8 | \# pop 2 items from stack |
| mul | \$v0, \$a0, \$v0 | \# multiply to get result |
| jr | \$ra | \# and return |

## Non-Leaf Procedure Example (4)




## Non-Leaf Procedure Example (6)




Non-Leaf Procedure Example (8)


## Local Data on the Stack



Local data allocated by callee

- e.g., C automatic variables

Procedure frame (activation record)

- Used by some compilers to manage stack storage



## Register Summary

The following registers are preserved on call

- \$s0 - \$s7, \$gp, \$sp, \$pp, and \$ra

| Register Number | Mnemonic Name | Conventional Use | Register Number | Mnemonic Name | Conventional Use |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \$0 | zero | Permanently 0 | \$24, \$25 | \$t8, \$t9 | Temporary |
| \$1 | \$at | Assembler Temporary (reserved) | \$25, \$27 | \$k0, \$k1 | Kernel (reserved for OS) |
| \$2. \$3 | \$v0. 8 v 1 | Value returned by a subroutine | \$28 | \$gp | Global Pointer |
| \$4-\$7 | \$a0-\$a3 | Arguments to a subroutine | \$29 | \$sp | Stack Fointer |
| \$8-\$15 | \$t0-\$t7 | Temporary <br> (not preserved across a function call) | \$30 | \$fp | Frame Pointer |
| \$16-\$23 | \$50-\$57 | Saved registers (preserved across a function call) | \$31 | \$ra | Return Address |

M<
Chapter 2 - Instructions: Language of the Computer - 103

## Character Data

Byte-encoded character sets

- ASCII: (7-bit) 128 characters 95 graphic, 33 control
- Latin-1: (8-bit) 256 characters ASCII, +96 more graphic characters
Unicode: 32-bit character set
- Used in Java, C++ wide characters, ...
- Most of the world's alphabets, plus symbols
- UTF-8, UTF-16: variable-length encodings

Mく
Chapter 2 - Instructions: Language of the Computer - 104


## ASCII Characters

American Standard Code for Information Interchange (ASCII).
Most computers use 8-bit to represent each character. (Java uses Unicode, which is 16bit).
Signs are combination of characters.
How to load a byte?

- lb, lbu, sb for byte (ASCII)
- Ih, Ihu, sh for half-word instruction (Unicode)

M<
Chapter 2 - Instructions: Language of the Computer - 106

## Byte/Halfword Operations

Could use bitwise operations
MIPS byte/halfword load/store

- String processing is a common case

1b rt, offset(rs) 1h rt, offset(rs)

- Sign extend to 32 bits in rt

1bu rt, offset(rs) Thu rt, offset(rs)

- Zero extend to 32 bits in rt
sb rt, offset(rs) sh rt, offset(rs)
- Store just rightmost byte/halfword

MK
Chapter 2 - Instructions: Language of the Computer - 107

```
String Copy Example
    C code:
    - Null-terminated string
    void strcpy (char x[], char y[])
    { int i;
        i = 0;
        while ((x[i]=y[i])!='\0')
            i += 1;
    }
    = Addresses of x, y in $a0, $a1
    | i in $s0
```

z M

## String Copy Example

MIPS code:


## Branch Addressing

Branch instructions specify

- Opcode, two registers, target address

Most branch targets are near branch

- Forward or backward

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

PC-relative addressing

- Target address = PC + offset $\times 4$
- PC already incremented by 4 by this time

Mく
Chapter 2 - Instructions: Language of the Computer - 111

## Target Addressing Example

Loop code from earlier example

- Assume Loop at location 80000

| Loop: | s11 | \$t1, | \$s3, 2 | 80000 | 0 | 0 | 19 | 9 | 4 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | add | \$t1, | \$t1, \$s6 | 80004 | 0 | 9 | 22 | 9 | 0 | 32 |
|  | 7w | \$t0, | $0(\$ \mathrm{t} 1)$ | 80008 | 35 | 9 | 8 |  | 0 |  |
|  | bne | \$t0, | \$s5, Exit | 80012 | 5 | 8 | 21 |  | 2 |  |
|  | addi | \$s3, | \$s3, 1 | 80016 | 8 | 19 | 19 |  | 1 |  |
|  | j | Loop |  | 80020 | 2. |  |  | 2000 |  |  |
| Exit: | ... |  |  | 80024 |  |  |  |  |  |  |

## 32-bit Constants

Most constants are small

- 16 -bit immediate is sufficient

For the occasional 32-bit constant
lui rt, constant

- Copies 16 -bit constant to left 16 bits of $r t$
- Clears right 16 bits of rt to 0

1ui $\$ \mathrm{~s} 0,61$
00000000001111010000000000000000
ori $\$ s 0, \$ s 0,230400000000001111010000100100000000$
MK
Chapter 2 - Instructions: Language of the Computer - 110

## Branching Far Away

If branch target is too far to encode with 16-bit offset, assembler rewrites the code Example beq $\$ \mathrm{~s} 0, \$ \mathrm{~s} 1$, L1
written as

bne \$s0,\$s1, L2

L2:
j L1

Z MK
Chapter 2 - Instructions: Language of the Computer - 114


## Synchronization in MIPS

Load linked: 11 rt, offset(rs)
Store conditional: sc rt, offset(rs)

- Succeeds if location not changed since the 11 Returns 1 in it
- Fails if location is changed

Returns 0 in rt
Example: atomic swap (to test/set lock variable)
try: add \$t0,\$zero,\$s4 ; copy exchange value
11 \$t1,0(\$s1) ;load linked sc \$t0,0(\$s1) ;store conditiona1 beq \$t0,\$zero,try ; branch store fails add $\$$ s $4, \$ z e r o, \$ t 1$;put load value in $\$ s 4$

〕 $\mathrm{M}<\quad$ Chapter 2 - Instructions: Language of the Computer - 117
〕 $\mathrm{M}<\quad$ Chapter 2 - Instructions: Language of the Computer - 117

## Synchronization (Parallelism)

Two processors sharing an area of memory

- P1 writes, then P2 reads
- Data race if P1 and P2 don't synchronize Result depends on order of accesses
Hardware support required
- Atomic read/write memory operation
- No other access to the location allowed between the read and write
Could be a single instruction
- E.g., atomic swap of register $\leftrightarrow$ memory
- Or an atomic pair of instructions

```
M<
```

Chapter 2 - Instructions: Language of the Computer - 116

## C Sort Example

Illustrates use of assembly instructions
for a C bubble sort function
Swap procedure (leaf)
void swap(int v[], int k) \{
int temp;
temp $=\mathrm{v}[\mathrm{k}] ;$
$\mathrm{v}[\mathrm{k}]=\mathrm{v}[\mathrm{k}+1]$;
$\mathrm{v}[\mathrm{k}+1]=$ temp;
\}

- v in $\$ \mathrm{aO}, \mathrm{k}$ in \$a1, temp in $\$ \mathrm{t} 0$

MK
Chapter 2 - Instructions: Language of the Computer - 118

## The Procedure Swap

| swap: | $\begin{array}{lll} \hline \text { s11 } & \$ \mathrm{t} 1, & \$ \mathrm{a} 1, \\ \text { add } & \$ \mathrm{t} 1, & \$ \mathrm{a} 0, \end{array}$ | $\begin{aligned} & \$ t 1=k * 4 \\ & \$ t 1=v+(k * 4) \end{aligned}$ <br> (address of $v[k]$ ) |
| :---: | :---: | :---: |
|  | 1w \$t0, 0(\$t1) | \# \$t0 (temp) = v[k] |
|  | 1w \$t2, 4(\$t1) | \# \$t2 = v[k+1] |
|  | sw \$t2, 0(\$t1) | \# v[k] $=$ \$t2 (v[k+1]) |
|  | sw \$t0, 4(\$t1) | \# v[k+1] = \$t0 (temp) |
|  | jr \$ra | \# return to calling rou |



## Concluding Remarks

Design principles

1. Simplicity favors regularity
2. Smaller is faster
3. Make the common case fast
4. Good design demands good compromises

Layers of software/hardware

- Compiler, assembler, hardware

MIPS: typical of RISC ISAs

- c.f. x86

M<
Chapter 2 - Instructions: Language of the Computer - 121

## Acknowledgement

The slides are adopted from Computer
Organization and Design, 5th Edition
by David A. Patterson and John L. Hennessy
2014, published by MK (Elsevier)


MK
Chapter 2 - Instructions: Language of the Computer - 121


[^0]:    〕 MK
    Chapter 2 - Instructions: Language of the Computer - 74

[^1]:    MK

