

# Chapter 1

## Introduction


**Instructor: Prof. Peter Lian**  
**Department of Electrical**  
**Engineering & Computer Science**  
**Lassonde School of Engineering**  
**York University**

## CSE4210 Architecture & Hardware for DSP

- Instructor: Prof. Peter Lian  
email: [peterlian@cse.yorku.ca](mailto:peterlian@cse.yorku.ca)  
tel: 416-736-2100 ext 44647
- Course Web:  
[https://wiki.cse.yorku.ca/course\\_archive/2014-15/W/4210/](https://wiki.cse.yorku.ca/course_archive/2014-15/W/4210/)
- Schedule:
  - Lectures: Mon & Wed 13:00 – 14:30, Room SC219
  - Labs: Tue. 11:30 – 13:30, LAS 3057
- Office hours: Wed: 11:00 – 12:30 @ LAS 1012C

## CSE4210 Architecture & Hardware for DSP

- Text book:  
VLSI Digital Signal Processing  
Systems: Design and  
Implementation  
by Keshab K. Parhi  
John Wiley & Sons  
ISBN 0-471-24186-5  
[http://ca.wiley.com/WileyCDA/  
WileyTitle/  
productCd-0471241865.html](http://ca.wiley.com/WileyCDA/WileyTitle/productCd-0471241865.html)



## CSE4210 Architecture & Hardware for DSP

- Assessment:
  - Quizzes: 15%
    - 4 quizzes on Jan. 26(Chapter 2), Feb 11(Chapter 4), Mar 11 (Chapter 5), Mar 25 (Chapter 6)
  - Project: 25%
    - 3 Tasks due on Feb. 11 (Task 1), Mar 4 (Task 2), Mar 30 (Task 3)
  - Midterm test: 25% on Feb. 25 1:00-2:15pm
  - Final exam: 35%


## Topics

- Number systems
- Building blocks
- Algorithm representation
- Transformation (retiming, unfolding, folding)
- Mapping algorithms into hardware
- Low power design

## Digital Signal Processing

## What is Digital Signal Processing ?


- ◆ Digital Signal Processing is concerned with the representation of signals in digital form, and with the processing of these signals and the information that they carry.



## Advantages of DSP

### Digital Hardware

- Can implement arbitrary nonlinear operations
- Is less sensitive to variations in environment
- Is programmable



## Signal Processing Techniques

**Signal-Analysis/Feature-Extraction :**  
extract useful information from a given signal

Examples :


speech recognition, location  
and identification of targets  
from sonar signals



## Signal Filtering/Shaping Techniques

**Improve the quality of a given signal**

Examples: removal of noise and interference  
by frequency selective or statistical filtering,  
splitting of signal into simpler components.




## Applications

- High quality digital audio system
- Digital TV, HDTV, 3D TV
- Wireless LAN, e.g. IEEE802.11a
- Mobile phone, e.g. CDMA, W-CDMA
- Medical instruments, e.g. ECG



## Application in Car




Audi A7 auto-piloted car at CES 2014

# Bio-applications : Hearing Aid


## ■ Cochlear Implants




# FIR Filter Bank for Hearing Aid



## 8-band Non-Uniform Filter Bank






Frequency response of filter bank




Matching for presbycusis

## Bio-applications: Retinal Implants



Principle of subretinal implants




Chip implanted into a rat's eye




# Visual Cortical Stimulator



# Biomedical Application: ECG





## FIR Filtering for ECG Signal




## Linear Phase

- Audio signals.



- Electrocardiogram (ECG).




## VLSI Design

### Types of DSP


- General purpose DSP
  - Programmable
  - Fixed point and floating-point compute engine
  - Multicore, power optimized, ultra low power
  - Many suppliers in market
- Application specific DSP
  - Full-custom
  - Standard cell
  - Programmable, e.g. FPGA

## Full Custom vs. Standard Cell


- Full custom
  - Analog/digital with all customized mask layers and some logic cells
  - Full control over sizing and layout
- Standard cell
  - Using pre-designed “cells”
  - Constant-height and regular pin locations




## Cell Based Design Flow



# Flow Chat




# High Level Design Methodology



## The Trend in VLSI Design

- System integration: moving from board to chip → System-on-Chip (SoC) → System-in-Package → 3D IC
- Low power design



## CSE4210 Architecture & Hardware for DSP

### Why Low Power Design?

## Motivation: Battery Life

Increasing battery life



## Motivation: Computer Power


*Over three years, the power bill for a single server can be higher than the cost of the computer itself.*

*Jeffrey W. Clarke  
Vice Chairman of Operations & Technology  
Sun Microsystems (now Oracle)*

*One Google search consumes 0.3 watt-hours.*


*Powering a Google search  
The Official Google Blog*

## The Performance vs. Power Dilemma




## The Performance vs. Power Dilemma

- The algorithmic driving force → design complexity






## Moore's Law - a Few to Billions in 50 Years




## Increasing Performance

YEAR OF PRODUCTION	2003	2006	2009	2010	2011	2015
Process Technology (nm)	130	90	65	45	32/28	12
Supply Voltage (V)	1.2	1	0.8	0.6	0.5	0.3
Clock Frequency (MHz)	1000	2000	2500	2900	3200	4000
Application (maximum required performance)	Still Image Processing Web Browser Electric Mailer Scheduler	Real Time Video Codec (MPEG4/CIF)		Real Time Interpretation		
Application (other)		TV Telephone (1:1) Voice Recognition (Input) Authentication(Crypto Engine)		TV Telephone (>3:1) Voice Recognition (Operation)		
Processing Performance (GOPS)	0.3	2	14	77	461	2458
Required Average Power (W)	0.1	0.1	0.1	0.1	0.1	0.1
Required Standby Power (mW)	2	2	2	2	2	2
Battery Capacity (Wh/Kg)	120	200	200	400	400	400


## The Power Crisis (1)



## The Power Crisis (2)



## The Battery Crisis (1)




Factor of 4 over the last 30 years!

## The Battery Crisis (2)


- **Little change in basic technology**
  - store energy using a chemical reaction
- **Battery capacity doubles every 10 years**
- **Energy density/size, safe handling are limiting factor**

<i>Energy density of material</i>	<i>KWH/kg</i>
Gasoline	14
Lead-Acid	0.04
Li polymer	0.15

## Power Consumption & Battery Capacity Trends



## Ratio of Dynamic and Leakage Powers



Leakage power grows from 40-50% of power budget at 90 nanometer to 50-60% at 65nm and beyond.

# Importance of Standby Power

Of the \$250 billion spent globally each year powering computers, about 85% of that energy is simply wasted idling.



**Pulling the plug on standby power**



some cases. That same year, a similar study in France found that standby power accounted for 7% of total residential consumption. Further studies have since come to similar conclusions in other developed countries, including the Netherlands, Australia and Japan. Some estimates put the proportion of consumption due to standby power as high as 13%.



1.27 billion megawatt in of which is 600,000 MW. The wasted energy, in other words, is equivalent to the output of 18 typical power stations.

Source: Economist, August 11, 2010

# Power Consumption Trends




190W at 65-nm  $\Rightarrow$  135 W/cm<sup>2</sup> !  
 $P = VI \Rightarrow 190W$  at 1.1V = 170A !

# Technology Scaling Continues


## Device sizes are still scaling

*Cost/device is still scaling down. This is what is driving scaling.*




- Voltages are not scaling very fast
  - Threshold voltages set by leakage
  - Gate oxide thickness is set by leakage
- Now V<sub>dd</sub> and V<sub>th</sub> are set by optimization

# Leakage Sources






3 to 5 Molecules Of SiO<sub>2</sub> Dielectric

±1 Molecule Makes The Difference



# Power Affected Problems

	Low Power	Power Efficiency	Reliability
			
Application	<ul style="list-style-type: none"> <li>• Wireless</li> <li>• Handheld</li> <li>• Embedded systems</li> </ul>	<ul style="list-style-type: none"> <li>• Microprocessors</li> <li>• Graphics/multimedia</li> <li>• Networking/telecom</li> </ul>	<ul style="list-style-type: none"> <li>• All design &lt;90nm</li> </ul>
Concern	<ul style="list-style-type: none"> <li>• Battery life</li> <li>• Leakage power</li> <li>• Dynamic power</li> </ul>	<ul style="list-style-type: none"> <li>• Thermal management</li> <li>• Packaging, cooling cost</li> </ul>	<ul style="list-style-type: none"> <li>• Leakage power</li> <li>• IR-drop</li> <li>• Electromigration</li> </ul>

# The Signs of Crisis Are Visible

## Voltage Is Breaking the Rules of Scaling

Source: ITRS 2005	90nm	65nm	45nm	32/28nm
Device Length (nm) ↻	1x	0.7x	0.5x	0.3x
Delay (ps) ↻	1x	0.7x	0.5x	0.3x
Frequency (GHz) ⇨	1x	1.43x	2x	3x
Integration Capacity (BT) ⇨	1x	2x	4x	8x
Capacitance (fF) ↻	1x	0.7x	0.5x	0.3x
Die Size (mm <sup>2</sup> ) 🍏	1x	1x	1x	1x
Voltage (V) ➡	1x	0.85x	0.7x	0.55x
Power <sub>dyn</sub> (W) ➡	1x	> 0.7x	> 0.5x	> 0.3x
Manufacturing (microcents/T) ↻	1x	0.35x	0.12x	0.08x
V <sub>TH</sub> (V) ➡	1x	.85x	.7x	.55x
I <sub>OFF</sub> (nA/um) ⇨⇨	1x	~3x	~9x	~22x
Power <sub>dyn</sub> Density (W/cm <sup>2</sup> ) ⇨	1x	1.43x	2x	4x
Power <sub>Leak</sub> Density (W/cm <sup>2</sup> ) ⇨	1x	~2.5x	~6.5x	~13.5x
Power Density (W/cm <sup>2</sup> ) ⇨	1x	~2x	~4x	~8x
Cu Resistance (Ω) ⇨	1x	2x	4x	8x
Interconnect RC Delay (ps) ⇨	1x	~2x	~5x	~12x
Packaging (cents/pin) ➡	1x	0.86x	0.73x	0.58x
Test (nanocents/T) 🍏	1x	1x	1x	1x


## The Thermal Crisis

**What happens  
when the  
CPU cooler is  
removed?**



[www.tomshardware.de](http://www.tomshardware.de)  
[www.tomshardware.com](http://www.tomshardware.com)


## Significant Design Challenges




Survey results from large number of designers



# Design-Productivity Gap



# Design Complexity



## **The Importance of Low Power Design**

- Battery life is limited by power.
- Cost for packaging and cooling increase rapidly with power dissipation
- Higher temperatures degrade performance and reliability
- Increasing integration increases power demand in portable applications
- Architecture is crucial in low power design