# EECS 3201: Digital Logic Design Lecture 12 

Ihab Amer, PhD, SMIEEE, P.Eng.

## Registers

- Collections of flip-flops with special controls and logic
$\square$ Stored values somehow related (e.g., form binary value)
$\square$ Share clock, reset, and set lines
- Examples
$\square$ Shift registers
$\square$ Counters


## Four-bits Register

- Parallel load
- Clock must be inhibited from the circuit if the contents of the register is to be left unchanged (enabling gate)
- Performing logic with clock pulses inserts variable delays and may cause the system to go out of synchronism
- Solution: Direct the load control input through gates and into the FF inputs



## Registers with Parallel Load



## Shift Registers

- A Register capable of shifting its content in one or both directions is called a shift register. It has many applications such as serial transfer and serial addition


Serial-In/Serial-Out 4-bit shift register

Serial Transfer

(b) Timing diagram

## Serial Adder



## 

Refer to the textbook for the design of another form of a serial adder using JK FF

## Universal Shift Register

Parallel outputs


# HDL for U Shift Register 

| Mode <br> Control | Register <br> Operation |  |
| :---: | :--- | :--- |
| $\mathrm{S}_{1}$ | $\mathrm{~S}_{\mathbf{0}}$ |  |
| 0 | 0 | No Change |
| 0 | 1 | Shift Right |
| 1 | 0 | Shift Left |
| 1 | 1 | Parallel Load |

## Behavioral <br> Description

## Structural Description

module stage(i0,i1, ,i2,i3,Q,select,CLK,CIr);
input i0,i1,i2,i3,CLK,Clr;
input [1:0] select;
output Q;
reg $Q$;
reg D ;
//4x1 multiplexer
always @ (i0 or i1 or i2 or i3 or select)
case (select)
2'b00: D = i0;
2'b01: D = i1;
2'b10: D = i2;
2'b11: D = i3;
endcase
//D flip-flop
always @ (posedge CLK or negedge Clr)
if ( $\sim \mathrm{Clr}$ ) $\mathrm{Q}=1 \mathrm{l} \mathrm{bO}$;
else $\mathrm{Q}=\mathrm{D}$;
endmodule

## Counters

- A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter
- Examples of counters are ripple and synchronous counters


## Ripple Counters



| Sequence of <br> States |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}_{3}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |  |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 |  |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 |  |
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |  |

## HDL for ripple counter

module ripplecounter (A0,A1,A2,A3,Count,Reset); output A0,A1,A2,A3; input Count,Reset;
//Instantiate complementing flip-flop
CF F0 (A0,Count,Reset);
CF F1 (A1,A0,Reset);
CF F2 (A2,A1,Reset);
CF F3 (A3,A2,Reset);

## endmodule

//Complementing flip-flop with delay
//Input to D flip-flop = Q'
module CF (Q,CLK,Reset);
output Q;
input CLK,Reset; Active-low Active-high
reg Q; $\quad$ Clock Reset
always @ (negedge CLK or posedge Reset)
if (Reset) $\mathrm{Q}=1 \mathrm{bO}$;
else $Q=$ \#2 (~Q); // Delay of 2 time units endmodule

```
//Stimulus for testing ripple counter
module testcounter;
    reg Count;
    reg Reset;
    wire A0,A1,A2,A3;
//Instantiate ripple counter
    ripplecounter RC
(A0,A1,A2,A3,Count,Reset);
always
    #5 Count = ~Count;
initial
begin
    Count = 1'b0;
    Reset = 1'b1;
    #4 Reset = 1'b0;
    #165 $finish;
end
endmodule
```


## Simulation Output


(a) From 0 to 170 ns

|  |  |
| :---: | :---: |
| testcounter.Count | $\square \square \square$ |
| testcounter.Reset |  |
| testcounter.A0 | $\square$ |
| testcounter.A1 | - |
| testcounter.A2 |  |
| testcounter.A3 |  |

(b) From 70 to 92 ns

## BCD Ripple Counter (self-study)



State Diagram of a Decimal BCD-Counter

- $Q_{1}$ changes after each clock pulse
- As long as $Q_{8}$ is $0, Q_{2}$ complements each time $Q_{1}$ goes from 1 to 0
- $Q_{2}$ remains at 0 when $Q_{8}$ is 1
- $Q_{4}$ complements each time $Q_{2}$ goes from 1 to 0
- $Q_{8}$ remains at 0 as long as $Q_{2}$ or $Q_{4}$ is 0
- When both $Q_{2}$ and $Q_{4}$ are $1, Q_{8}$ complements when $Q_{1}$ goes from 1 to 0
- $Q_{8}$ is cleared on the next -ve transition of $Q_{1}$



## Three-Decade Decimal BCD Counter



## Synchronous Counters seauence of <br> YORK U States



All flip flops are driven by the same clock signal

| $\mathbf{A}_{3}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

## Counter with Parallel Load

| Clear | CLK | Load | Count | Function |
| :---: | :---: | :---: | :---: | :--- |
| 0 | $X$ | $X$ | $X$ | Clear to 0 |
| 1 | $\uparrow$ | 1 | $X$ | Load inputs |
| 1 | $\uparrow$ | 0 | 1 | Up-Count |
| 1 | $\uparrow$ | 0 | 0 | No Change |

Refer to the textbook for


## HDL for Binary Counter with Parallel Load

```
module counter (Count,Load,IN,CLK,Clr,A,CO);
    input Count,Load,CLK,Clr;
    input [3:0] IN; //Data input
    output CO; //Output carry
    output [3:0] A; //Data output
    reg [3:0] A;
    assign CO = Count & ~Load & (A == 4'b1111);
    always @ (posedge CLK or negedge Clr)
    if (~Clr)A = 4'b0000;
    else if (Load) A = IN;
    else if (Count) A = A + 1'b1;
    else A = A; // no change, default condition
endmodule
```


## BCD Counter using Counter with Parallel Load

(a) Using the load input


A glitch occurs with an
asynchronous clear

Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

Counter with Unused States

## Self Correcting Counter

If it happens to be in one of the unused states, eventually reaches the normal count sequences after one or more clock pulses

(b) State diagram

## Generating Timing Signals


$T_{0} T_{1} T_{2} T_{3}$
$k$ FFs $\rightarrow 2^{k}$ states

(b) Counter and decoder
$k$ FFs $\rightarrow k$ states
(a) Ring-counter (initial value $=1000$ )


Assuming


Next lecture we will emphasize why would this be important

(c) Sequence of four timing signals

## Johnson Counter


(a) Four-stage switch-tail ring counter

| Sequence <br> number | Flip-flop outputs |  |  |  | AND gate required <br> for output |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $A$ | $B$ | $C$ | $E$ | $A^{\prime} E^{\prime} \cdots \cdots \cdots T_{0}$ |
| 1 | 0 | 0 | 0 | 0 | $A B^{\prime}$ |
| 2 | 1 | 0 | 0 | 0 | $B C^{\prime}$ |
| 3 | 1 | 1 | 0 | 0 | $C E^{\prime}$ |
| 4 | 1 | 1 | 1 | 0 | $A E$ |
| 5 | 1 | 1 | 1 | 1 | $A^{\prime} B$ |
| 6 | 0 | 1 | 1 | 1 | $B^{\prime} C$ |
| 7 | 0 | 0 | 1 | 1 | $C_{7} \quad \cdots \cdots$ |
| 8 | 0 | 0 | 0 | 1 | $C^{\prime} E$ |

(b) Count sequence and required decoding

# Corresponding Chapter in Textbook 

- Chapter 6 (entire chapter)


## References

- Digital Design, M. Morris, Mano
- http://bawankule.com/verilogfaq/files/jhld099401. pdf

