

### EECS 3201: Digital Logic Design Lecture 14

Ihab Amer, PhD, SMIEEE, P.Eng.



#### Modular Approach

- A digital system is a sequential logic system constructed with flip-flops and gates
- Number of states in actual digital systems is typically high
- This makes it difficult to represent large digital systems with state tables
- Hence, digital systems are typically designed using a modular approach
- A system is partitioned into modular subsystems, each of which performs some functional task
- Examples of subsystems are registers, decoders, multiplexers, arithmetic elements, and control logic
- Modules are interconnected with common data and control paths



#### Register Transfer Level (RTL)

- A digital system is represented at the RTL level by the following three components:
   The set of registers in the system
  - Operations performed on data stored in registers (e.g. transfer, arithmetic, logic, and shift)
  - Control that supervises the sequence of operations in the system



#### **Examples of RTL Statements**

- R2 ← R1
- If (T1 = 1) then  $(R2 \leftarrow R1)$
- If (T3 = 1) then  $(R2 \leftarrow R1, R1 \leftarrow R2)$
- $R1 \leftarrow R1 + R2$  (Add contents of R2 to R1)
- R3 ← R3 + 1
- **R**4  $\leftarrow$  shr R4

**R**5  $\leftarrow$  0

(Increment R3 by 1) (Shift right R4) (Reset R5 to 0)



#### RTL in HDL assign S = A + B; **Combinational** always @ (A or B) S = A + B;Sequential Logic always @ (posedge clock) always @ (negedge clock) Accurately begin begin ...... models synchronous $RA \leq RA + RB;$ RA = RA + RB;sequential circuits $RD \leq RA$ RD = RAend end



#### **Looping Statements**

//description of 2x4 decoder

//using for-loop statement

module decoder (IN, Y);

input [1:0] IN; //Two binary inputs

output [3:0] Y; //Four binary outputs
reg [3:0] Y;

integer I; //control variable for loop

always @ (IN)

```
for (I = 0; I <= 3; I = I + 1)
if (IN == I) Y[I] = 1;
```

**else** Y[I] = 0;

endmodule

Looping statements (e.g. *repeat, forever, while, and for*) must appear inside an **initial** or **always** block

Refer to Mano textbook for examples of other types of loops

if 
$$(IN == 00) Y[0] = 1$$
; else  $Y[0] = 0$ ;  
if  $(IN == 01) Y[1] = 1$ ; else  $Y[1] = 0$ ;  
if  $(IN == 10) Y[2] = 1$ ; else  $Y[2] = 0$ ;  
if  $(IN == 11) Y[3] = 1$ ; else  $Y[3] = 0$ ;



### Structure of a Typical Digital System



Control and Datapath Interaction



#### Control Unit (Control)

- Controls Data Movements in the Execution Unit by Switching Multiplexers and Enabling or Disabling Resources
- Follows Some 'Program' or Schedule
- Often Implemented as Finite State Machine or collection of Finite State Machines



#### Execution Unit (Datapath)

- Provides All Necessary Resources and Interconnects Among Them to Perform Specified Task
- Examples of Resources
  - □ Adders, Multipliers, Registers, Memories, etc.



#### Algorithmic State Machine (ASM)

Representation of a Finite State Machine that is suitable for digital systems with a larger number of inputs, outputs, and states compared to FSMs that are expressed using state diagrams and state tables

## Elements Used in ASM Charts (1/2)



# Elements Used in ASM Charts (2/2)





#### ASM Block



ASM Block



#### **Timing Considerations**

- In the previous ASM block, the following operations occur in synchronism during the clock edge transition (simultaneously):
  - Register A is incremented ------ Operations in datapath
     If E = 1, register R is cleared ----- Change in a
  - Control transfers to the next state -

Change in control



Transition Between States



#### Design Example

- Design a digital system with two flip-flops, E & F, and one 4-bit binary counter A (A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>). A start signal S initiates system operation by clearing the counter A and flip-flop F. The counter is then incremented by one starting from the next clock pulse and continues to increment until the operations stop. Bits A<sub>3</sub> and A<sub>4</sub> determine the sequence of operations as follows:
  - If  $A_3 = 0$ , E is cleared and count continues
  - If A<sub>3</sub> = 1, E is set to 1; then if A<sub>4</sub> = 0, count continues, but if A<sub>4</sub> = 1, F is set to 1 on the next clock pulse and the system heads to initial state the clock pulse after
  - Then if S = 0, the system remains in the initial state, but if S = 1, the operation cycle repeats



#### **ASM Chart**



#### Sequence of Operations YORK



Counter			Flip-Flops				
<b>A</b> <sub>4</sub>	<b>A</b> <sub>3</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	ΕI	F	Conditions	State
0	0	0	0	1 (	)	$A_3 = 0, A_4 = 0$	T <sub>1</sub>
0	0	0	1	0 (	)		
0	0	1	0	0 (	)		
0	0	1	1	0 (	)		
0	1	0	0	0 0	)	$A_3 = 1, A_4 = 0$	
0	1	0	1	1 (	)		
0	1	1	0	1 (	)		
0	1	1	1	1 (	)		
1	0	0	0	1 (	)	$A_3 = 0, A_4 = 1$	
1	0	0	1	0 0	)		
1	0	1	0	0 0	)		
1	0	1	1	0 (	)		
1	1	0	0	0 0	)	$A_3 = 1, A_4 = 1$	
1	1	0	0	1 (	)		T <sub>2</sub>
1	1	0	0	1 1	1		
	<b>A</b> <sub>4</sub> 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	$A_4$ $A_3$ 0       0         0       0         0       0         0       0         0       0         0       1         0       1         0       1         0       1         0       1         1       0         1       0         1       1         1       1         1       1         1       1	$A_4$ $A_3$ $A_2$ 000000001001010010011011011100101101110110110110	A4A3A2A10000000100100011010001000101010101100111100110111011110011001100110011001100	Counter         Flip-Flow $A_4$ $A_3$ $A_2$ $A_1$ E $A_1$ 0         0         0         0         1         0         0           0         0         0         1         0	CounterFlip-Flops $A_4$ $A_3$ $A_2$ $A_1$ EF000010000100001000001000001100010000010100010100011010100100101000110000110010110010110010	Counter         Flip-Flops $A_4$ $A_3$ $A_2$ $A_1$ E         F         Conditions           0         0         0         1         0 $A_3 = 0, A_4 = 0$ 0           0         0         0         1         0         0         0           0         0         1         0         0         0         0           0         0         1         0         0         0         0           0         0         1         0         0         0         0           0         1         0         0         0         A_3 = 1, A_4 = 0           0         1         0         1         0         0         A_3 = 1, A_4 = 0           0         1         1         1         0         1         0         1           0         1         1         0         1         0         A_3 = 0, A_4 = 1         1           1         0         0         1         0         0         A_3 = 1, A_4 = 1           1         0         0         1         0         1         0           1



#### **Datapath of Design**





#### **RTL Description**

S = 0  $T_{0}$   $A_{3} = 0$   $T_{1}$   $A_{3}A_{4} = 11$   $T_{2}$   $A_{3}A_{4} = 10$ 

(a) State diagram for control

 $T_0$ : if (S = 1) then  $A \leftarrow 0, F \leftarrow 0$ 

 $T_1: A \leftarrow A + 1$ 

if  $(A_3 = 1)$  then  $E \leftarrow 1$ 

if  $(A_3 = 0)$  then  $E \leftarrow 0$ 

 $T_2: F \leftarrow 1$ 

(a) Register transfer operations



#### State Table for Control

Present -State	Present State	Inputs	Next State	Outputs	
Symbol	$G_1 G_0$	SA <sub>3</sub> A <sub>4</sub>	$\mathbf{G}_{1} \mathbf{G}_{0}$	$T_0 T_1 T_2$	
T <sub>0</sub>	0 0	0 X X	0 0	1 0 0	
T <sub>o</sub>	0 0	1 X X	0 1	1 0 0	
T <sub>1</sub>	0 1	X 0 X	0 1	0 1 0	
T <sub>1</sub>	0 1	X 1 0	0 1	0 1 0	
T <sub>1</sub>	0 1	X 1 1	1 1	0 1 0	
T <sub>2</sub>	1 1	ХХХ	0 0	0 0 1	







#### References

#### Digital Design, M. Morris, Mano