

# EECS 3201: Digital Logic Design Lecture 16

Ihab Amer, PhD, SMIEEE, P.Eng.

# Forget EECS 3201 – Lets try to NUMERSITY solve a "real problem" ③

INPUT: dirty laundry



OUTPUT: 6 more weeks





Device: Washer

Function: Fill, Agitate, Spin

Washer<sub>PD</sub> = 30 mins




Device: Dryer

Function: Heat, Spin

 $Dryer_{PD} = 60 mins$ 



### One Load at a Time



Not a smart idea!

= <u>90</u> mins



### **Doing N Loads of Laundry**

### Step 1: Step 2: Still with the non-engineers "combinational" way Step 3: Step 4: Total = N\*(Washer<sub>PD</sub> + Dryer<sub>PD</sub>) N\*90


mins



### This is how engineers would do it

So, engineering sense, sometimes, makes sense!

Actually, it's more like N\*60 + 30 if we account for the startup transient correctly. When doing pipeline analysis, we're mostly interested in the "steady state" where we assume we have an infinite supply of inputs.






# Some Definitions (1/2)

### Latency

The *delay* from when an input is established until the output associated with that input becomes valid






### Some Definitions (2/2)

Pipelining

Break task into stages, each stage outputs data for next stage, all stages operate concurrently (if they have data)




## Ok... Back to Digital Logic S



For combinational logic: latency = t<sub>PD</sub>, throughput = 1/t<sub>PD</sub>.


We can't get the answer faster, but are we making effective use of our hardware at all times?



stable while H performs its computation



### **Pipelined Circuits** — Use registers to hold H's input stable



Now F & G can be working on input X<sub>i+1</sub> while H is performing its computation on X<sub>i</sub>. We've created a 2-stage *pipeline*: if we have a valid input X during clock cycle j, P(X) is valid during clock j+2.

Suppose F, G, H have propagation delays of 15, 20, 25 ns and we are using ideal zero-delay registers:

	latency	throughput
unpipelined	45	1/45
2-stage pipeline	50	1/25
	worse	better



### **Pipeline Diagrams**

 $\frown$ 

$x - \begin{bmatrix} F_{15} \\ H_{25} \end{bmatrix} + P(X)  Clock cycle \qquad \qquad$							
		i	i+1	i+2	i+3		
Pipeline stages	Input	X	X <sub>i+1</sub>	X <sub>i+2</sub>	X <sub>i+3</sub>		
	F Reg		F(X <sub>i</sub> )	F(X <sub>i+1</sub> )	F(X <sub>i+2</sub> ) G(X <sub>i+2</sub> )		
	G Reg		G(X <sub>i</sub> )	G(Х <sub>і+1</sub> )	$G(X_{i+2})$		
	H Reg			H(X <sub>i</sub> )	H(X <sub>i+1</sub> )	H(X <sub>i+2</sub> )	

The results associated with a particular set of input data moves *diagonally* through the diagram, progressing through one pipeline stage each clock cycle.



### **Pipeline Conventions**

**DEFINITION:** 

a *K-Stage Pipeline* ("K-pipeline") is an acyclic circuit having exactly K registers on *every* path from an input to an output.

a COMBINATIONAL CIRCUIT is thus an O-stage pipeline.

CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its *OUTPUT* (not on its input).

#### ALWAYS:


The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register  $t_{PD}$  PLUS (output) register  $t_{SETUP}$ .

The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

The THROUGHPUT of a K-pipeline is the frequency of the clock.




### Pipelining Example (1/5)





# Pipelining Example (2/5)



- Datapath on left has *critical path* of 4 *ns*, so shortest clock period is 4 *ns* Can read new data, add, and write data to S, every 4 *ns*
- Datapath on right has critical path of only 2 ns
   So can read new data every 2 ns sort of doubled performance
- So Pipelining the above system
  - □ Doubled the *throughput*, from 1 item / 4 *ns*, to 1 item / 2 *ns*
  - □ Latency stayed the same: 4 ns (sometimes it may increase)




### Pipelining Example (3/5)

```
module pipeline(W, X, Y, Z, CLK, Clr, S);
 input CLK, Clr;
 input [3:0] W; input [3:0] X; input [3:0] Y; input [3:0] Z;
 output [5:0] S;
 reg [5:0] S;
 reg [4:0] R1;
 reg [4:0] R2;
 always @ (posedge CLK or negedge Clr)
  if (~Clr) S <= 6'b000000;
  else
     begin
       R1 <= W + X;
       R2 <= Y + Z;
       S <= R1 + R2;
    end
endmodule
```




### Pipelining Example (4/5)





## Pipelining Example (5/5)



Simulation



# **Pipelining Summary**

### Advantages:

Allows us to increase throughput, by breaking up long combinational paths and (hence) increasing clock frequency

### Disadvantages:

□ May increase latency

Only as good as the weakest link: slowest step constraints system throughput



### References

# MIT Lecture Notes on: http://www.ece.concordia.ca/~asim http://www.ics.uci.edu/~harris/ics151/