

## EECS 3201: Digital Logic Design Lecture 8

Ihab Amer, PhD, SMIEEE, P.Eng.



#### Midterm Coming Soon!




- Midterm will be on Wednesday, October 22<sup>nd</sup>, 2014
- Exam will take place during the lecture time
- Exam will include all material of Lectures (1–8). This includes material on website + related material in textbook
- Verilog HDL is part of the content



## Read-Only Memory (ROM)

- A memory device in which permanent binary information is stored
- It is sometimes looked at as a programmable logic device



**ROM Block Diagram** 



### Types of ROM

- Mask ROM: The programming is done by the semiconductor company during the last fabrication process of the unit
- PROM: A fused link is burned open during the programming process. Once the PROM is programmed, it cannot be reversed
- EPROM: An erasable PROM that can be erased by exposure to UV light
- EEPROM: Can be erased and programmed with electrical pulses
- Flash Memory: High-density read/write memories that are nonvolatile. They have the ability to retain charge for years with no applied power




# Programmable Logic Devices (PLDs)

- An IC with internal logic gates connected through electronic paths
- A logic function can be *programmed* into a PLD after manufacture
- Programming here refers to a hardware procedure, which specifies the bits that are inserted into the hardware configurations of the device




#### **Gate Arrays**

- A typical PLD may have an array of hundreds to millions of gates interconnected through internal paths
- The figure shows the conventional and array logic symbols for a multiple input OR gate




(b) Array logic symbol






#### **PROM Internal Structure**



Internal Logic of a  $32 \times 8$  ROM



#### **Programmed PROM**




Programming the ROM



#### **Reading Assignment**

#### Example 7.1 in Mano textbook





PLA with 3 Inputs, 4 Product Terms, and 2 Outputs




#### **Reading Assignment**


- Refer to Table 7.5 in Mano textbook for the PLA Programming Table
- Example 7.2 in Mano textbook







PAL with Four Inputs, Four Outputs, and Three-Wide AND-OR Structure



Fuse Map for PAL



#### **Reading Assignment**

#### Table 7.6 in Mano textbook



## Binary Coded Decimal (BCD)

- Using 4 binary numbers to represent decimal digits
- 82 => 1000\_0010
- 18 => 1\_1000
- How do you add these numbers?
  - If X + Y = Z < 9 nothing new
  - What if Z > 9?

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001




#### **BCD** Addition

- 4-bit numbers addition is subject to a modulo-16 scheme (values 0-15)
- If they are used to represent numbers 0-9 only, whenever I exceed 9 I have to add 6 to the sum to get the correct BCD representation

Х	0111	7
+ Y	+ 0101	+ 5
Z	1100	12
	+ 0110	
carry —	► 10010	
	$\underline{}$	
	S = 2	
Х	1000	8
X + Y	1000 + 1001	8 + 9
+ Y	+ 1001	+ 9
+ Y Z	$\frac{+\ 1\ 0\ 0\ 1}{1\ 0\ 0\ 0\ 1}$	+ 9
+ Y Z	$   \begin{array}{r} + 1 \ 0 \ 0 \ 1 \\   \hline         1 \ 0 \ 0 \ 0 \ 1 \\         + 0 \ 1 \ 1 \ 0 \\   \end{array} $	+ 9



#### **BCD 1-digit Adder**



module bcdadd(CinX, Y, S, Cout);
input Cin;
input [3:0] X,Y;
outputreg [3:0] S;
outputreg Cout;
reg [4:0] Z;


endmodule




#### **Comparator: Equality**

#### Symbol


#### Implementation








#### Arithmetic Logic Unit (ALU)



<b>F</b> <sub>2:0</sub>	Function
000	A & B
001	A B
010	A + B
011	not used
100	$A \And \sim B$
101	$A \mid \sim B$
110	A - B
111	SLT



## ALU Design



F <sub>2:0</sub>	Function
000	A & B
001	A   B
010	A + B
011	not used
100	A & $\sim B$
101	$A \mid \sim B$
110	A - B
111	SLT



#### **SLT Function**


slt function is defined as:

A slt B =  $\begin{cases} 000 \dots 001 & \text{if A} < B, \text{ i.e. if A} - B < 0 \\ 000 \dots 000 & \text{if A} \ge B, \text{ i.e. if A} - B \ge 0 \end{cases}$ 

- Thus, each 1-bit ALU should have an additional input (called "Less"), that will provide results for slt function. This input has value 0 for all but 1-bit ALU for the least significant bit.
- For the least significant bit Less value should be sign of A B



#### **SLT Example**



- Configure 32-bit ALU for SLT operation: A = 25 and B = 32
  - A < B, so Y should be 32-bit representation of 1 (0x0000001)


$$-F_{2:0} = 111$$

- $F_2 = 1$  (adder acts as subtracter), so 25 - 32 = -7
- -7 has 1 in the most significant bit  $(S_{31} = 1)$
- $F_{1:0} = 11$  multiplexer selects  $Y = S_{31}$  (zero

extended) = 0x0000001.

#### 4-bit Arithmetic Circuit





#### **Function Table**


	Select		Input	Output	
$S_1$	So	$C_{in}$	Y	$D = A + Y + C_{\rm in}$	Microoperation
0 0 0 0	0 0 1 1	0 1 0 1	$B \\ \overline{B} \\ B$	D = A + B D = A + B + 1 $D = A + \overline{B}$ $D = A + \overline{B} + 1$ D = A	Add Add with carry Subtract with borrow Subtract
1 1 1 1	0 0 1 1	0 1 0 1	0 0 1 1	D = A $D = A + 1$ $D = A - 1$ $D = A$	Transfer A Increment A Decrement A Transfer A

Thoughts!

Can you reverse-engineer this circuit?



#### Hardware Implementation



One stage of a logic circuit



#### References

Lecture Notes of Dr. Sebastian Magierowski – Fall 2013
 "Digital Design, Morris Mano, Prentice Hall