





Ex	am	p	le								
Gbl?	Sbl? Symbol		Address		.data						
	str		1000 0000		str:	.align 0 .asciiz "The answer i			is "		
	cr yes main loop		1000 000b		cr: .asciiz "\n"						
yes			0040 0000	-	.text .align 2 .globl main						
			0040 000c								
	brnc		0040 001c			.globi					
	done		0040 0024		main:	ori			5	0040 0000	
yes	print	f	???? ????			syscal		<u>م</u> م		0040 0004 0040 0008	
	Relocation		Info	loop:			\$8,	\$9,	done	0040 0008 0040 000c 0040 0010	
Ado			Data/Instr		sub			\$9	0040 0014		
1000	1000 0000		<u>c</u>			j		p		0040 0018	
1000	1000 000b		cr		brnc:	sub			\$8	0040 001c	
0040	0040 0018		j loop		done:	j jal	looj pri:	-			
0040 0020		j :	j loop		uone.	لمر	PLT.				
0040 0024		ja	l printf								
Chapter 2 — Instructions: Language of the Computer — 91											












ARM & MIPS	Similari	ties			
<ul> <li>ARM: the most popular embedded core</li> <li>Similar basic set of instructions to MIPS</li> </ul>					
	ARM	MIPS			
Date announced	1985	1985			
Instruction size	32 bits	32 bits			
Address space	32-bit flat	32-bit flat			
Data alignment	Aligned	Aligned			
Data addressing modes	9	3			
Registers	15 × 32-bit	31 × 32-bit			
Input/output	Memory mapped	Memory mapped			
Chapter 2 — Instructions: Language of the Computer —					


Addressing Mode	ARM	MIPS
Register operand	Х	Х
Immediate operand	Х	х
Register + offset	Х	х
Register + register (indexed)	Х	
Register + scaled register (scaled)	Х	
Register + offset and update register	Х	
Register + register and update register	Х	
Autoincrement, autodecrement	Х	
PC-relative data	х	





	Conditional				
CMP r0, r1	gcd				
BEQ end	CMP	r0, r1			
BLT less	SUBGT	r0, r0, r1			
SUBS r0, r0, r1 ;	SUBLE	r1, r1, r0			
B gcd	BNE	gcd			
S					
SUBS r1, r1, r0;					
B gcd	<pre>int gcd(int a, int b) {</pre>				
	while (a $!=$ b) {				
	if $(a > b) a = a -$	b;			
else b = b - a; }					
return a;					
<b>-</b> 1 <sup>0</sup>	}				


















Basic x86 Ad	dressing Modes						
<ul> <li>Two operands per instruction</li> </ul>							
Source/dest operand	Second source operand						
Register	Register						
Register	Immediate						
Register	Memory						
Memory	Register						
Memory	Immediate						
<ul> <li>Address in register</li> <li>Address = R<sub>base</sub> + dis</li> </ul>	<ul> <li>Address in register</li> <li>Address = R<sub>base</sub> + displacement</li> </ul>						
<ul> <li>Address = R<sub>base</sub> + 2<sup>scale</sup> × R<sub>index</sub> (scale = 0, 1, 2, or 3)</li> <li>Address = R<sub>base</sub> + 2<sup>scale</sup> × R<sub>index</sub> + displacement</li> </ul>							
Chapter 2 — Instructions: Language of the Computer — 106							


a. JE EIP + displacement 4 4 8 JE Condi- tion Displacement b. CALL		<ul> <li>Variable length encoding</li> </ul>
8 CALL c. MOV EBX, [EDI + 45] 6 1 1 8 (m)	32 Offset B Displacement	<ul> <li>Postfix bytes specify addressing mode</li> <li>Prefix bytes modify operation</li> </ul>
e. ADD EAX, #6765 4 3 1 ADD Reg w	32 Immediate	<ul> <li>Operand length, repetition, locking, …</li> </ul>
f. TEST EDX, #42 7 1 8 TEST w Postbyte	32 Immediate	











## **Concluding Remarks**

## Measure MIPS instruction executions in benchmark programs

- Consider making the common case fast
- Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP		
Arithmetic	add, sub, addi	16%	48%		
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%		
Logical	and, or, nor, andi, ori, sll, srl	12%	4%		
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%		
Jump	j, jr, jal	2%	0%		
Chapter 2 — Instructions: Language of the Computer — 113					