

Compiler

- Transforms HLL C programs into assembly
- Why HLL
 - Fewer lines of code
 - Easier to understand and debug
- Today's optimizing compilers can produce assembly code nearly as good as an assembly language programming expert and often better for large programs



Assembler Pseudoinstructions

- Syntax check
- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1
blt $t0, $t1, L \rightarrow slt $at, $t0, $t1
bne $at, $zero, L
```

\$at (register 1): assembler temporary



Chapter 2 — Instructions: Language of the Computer — 76

Other Assembler's Tasks


- Converts pseudo-instr's to legal assembly code
- Converts branches to far away locations into a branch followed by a jump
- Converts instructions with large immediates into a lui followed by an ori
- Converts numbers specified in decimal and hexadecimal into their binary equivalents and characters into their ASCII equivalents
- Deals with data layout directives (e.g., .asciiz)
- Expands macros (frequently used sequences of instructions)



Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - On MIPS, j, and jal, also lw \$t1, 100(\$zero)
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code






	Ex	am	ıp	le					
	Gbl?	Syml	bol	Address		.data			
		str		1000 0000	str:	.alig	iz "The	answei	ris "
		cr		1000 000b		cr: .asciiz "\n"		0.110 11 0.1	
	yes	main		0040 0000		.text			
		loop		0040 000c		.alig	n 2 l main		
		brnc		0040 001c		_	l main l printf		
		done		0040 0024	main:		\$2, \$0	, 5	0040 0000
	yes	print	f	???? ????		sysca:	11 \$8, \$2		0040 0004 0040 0008
	Relocat		ation	Info	loop:	beq	\$8, \$9	, done	0040 000c
	Add	Address		Data/Instr		sub			0040 0010
	1000	1000 0000		<u> </u>		j		, 45	0040 0014
	1000	1000 000b			brnc:	sub	1 - / 1 -	, \$8	0040 001c
	0040	0040 0018		Loop	done:	j jal	loop printf		
	0040	0040 0020		loop	done.	Jai	princi		
	0040 0024 ja		ja	l printf					
Chapter 2 — Instructions: Language of the Computer — 80									

Linking Object Modules

- Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space





Loading a Program

- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including \$sp, \$fp, \$gp)
 - 6. Jump to startup routine
 - Copies arguments to \$a0, ... and calls main
 - When main returns, do exit syscall



Dynamic Linking

- Statically linking libraries mean that the library becomes part of the executable code
 - It loads the whole library even if only a small part is used (e.g., standard C library is 2.5 MB)
 - What if a new version of the library is released?
- (Lazy) dynamically linked libraries (DLL) library routines are not linked and loaded until a routine is called during execution
 - The first time the library routine called, a dynamic linker-loader must
 - find the desired routine, remap it, and "link" it to the calling routine (see book for more details)
 - DLLs require extra space for dynamic linking information, but do not require the whole library to be copied or linked



Chapter 2 — Instructions: Language of the Computer — 84

ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS	
Date announced	1985	1985	
Instruction size	32 bits	32 bits	
Address space	32-bit flat	32-bit flat	
Data alignment	Aligned	Aligned	
Data addressing modes	9	3	
Registers	15 × 32-bit	31 × 32-bit	
Input/output	Memory mapped	Memory mapped	



ARM Addressing Modes

Addressing Mode	ARM	MIPS
Register operand	Χ	X
Immediate operand	Χ	х
Register + offset	Χ	х
Register + register (indexed)	Χ	
Register + scaled register (scaled)	Χ	
Register + offset and update register	X	
Register + register and update register	Χ	
Autoincrement, autodecrement	Χ	
PC-relative data	Х	





Chapter 2 — Instructions: Language of the Computer — 86

Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions







The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments



Chapter 2 — Instructions: Language of the Computer — 90

The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions



The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success




Chapter 2 — Instructions: Language of the Computer — 92

The Intel x86 ISA

- SSE5 announced by AMD in 2007
 - 170 instructions
 - Adds three operand instructions
- Intel ships the Advanced Vector Extension in 2011
 - Expands he SSE registers from 128 to 256
 - 128 new instructions






Basic x86 Addressing Modes

Two operands per instruction

Source/dest operand	Second source operand		
Register	Register		
Register	Immediate		
Register	Memory		
Memory	Register		
Memory	Immediate		

- Memory addressing modes
 - Address in register
 - Address = R_{base} + displacement
 - Address = R_{base} + 2^{scale} × R_{index} (scale = 0, 1, 2, or 3)
 - Address = R_{base} + 2^{scale} × R_{index} + displacement



Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1–many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

