




M<	Computer Architecture A Quantitative Approach, Fifth Edition
	Chapter 3
	Instruction-Level Parallelism and Its Exploitation
M<	Copyright © 2012, Elsevier Inc. All rights reserved.


























Data D	ependei	nce	
Loop:	L.D ADD.D S.D DADDUI BNE	F0,0(R1) F4,F0,F2 F4,0(R1) R1,R1,#-8 R1,R2,Loop	
M<	Copyright © 2012,	Elsevier Inc. All rights reserved.	9









Exam	ples		Introduction	
Example DADDU BEQZ DSUBU L: OR	<u>1:</u> R1,R2,R3 R4,L R1,R1,R6 R7,R1,R8	 OR instruction dependent on DADDU and DSUBU Preserving the order alone is not sufficient (must have the correct value in R1) 	ction	
Example DADDU BEQZ DSUBU DADDU skip: OR	2: R1,R2,R3 R12,skip R4,R5,R6 R5,R4,R9 R7,R8,R9	 Assume R4 isn't used after skip Possible to move DSUBU before the branch 		
Copyright © 2012, Elsevier Inc. All rights reserved.				

