## Static vs. Dynamic Scheduling

- Dynamic Scheduling
- Fast
- Requires complex hardware
- More power consumption
- May result in a slower clock
- Static Scheduling
- Done in S/W (compiler)
- Maybe not as fast
- Simpler processor design (less complex)

M< Copyightre 2012, Elseverer Inc. Al I rights resened.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
In Simple pipelines, instructions are issued in order. $\qquad$
$\qquad$

- DIV.D F0,F2,F4
- ADD.D F10,F0,F8 $\qquad$
$\qquad$
$\qquad$
M< Copyighte 2012, Elsevier Inc. All inghs resesved. $\quad 62$ $\qquad$


## Dynamic Scheduling

- Rearrange order of instructions to reduce stalls while maintaining data flow
- Advantages:
- Compiler doesn't need to have knowledge of microarchitecture
- Handles cases where dependencies are unknown at $\qquad$ compile time
- Disadvantage:
- Substantial increase in hardware complexity
- Complicates exceptions

[^0]
## Dynamic Scheduling

- Rearrange order of instructions to reduce stalls while maintaining data flow $\qquad$
- Instructions are issued in program order
- But, the instruction begins execution as soon as its operand are ready
- Out of order execution $\rightarrow$ out of order completion
- DIV.D F0,F2,F4

Antidependence

- ADD.D F6,F0,F8

Output Dependence

- MUL.D F6,F10,F8

M< Copyignte 02012 , Esseverer inc. Al rights resesed.

## Dynamic Scheduling

- To allow dynamic scheduling, split the ID stage in the simple MIPS pipeline into 2 stages
- Issue: Decode and check for structural hazards
- Read operand: wait for data hazard $\rightarrow$ read operand
- Instruction fetch stage before issue, and execution starts after read operand.
- Instructions pass through the issue stage in order, they can be delayed or pass each other at the read operand stage.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
M< Copyighto 2012, Elsevierer tra. Al rights reseseved.


## Dynamic Scheduling

- Major complication for exception handling.
- Must preserve the exception behavior as if the $\qquad$ instructions are executed in the program order.
- May delay notification until the processor knows the instruction is the next one completed.
- Imprecise exception may occur
- Later instructions (in program order) may have been completed already.
- Earlier instructions may have not been completed $\qquad$
$\qquad$


## Register Renaming

- Example:
DIV.D F0,F2,F4

ADD.D F6,F0,F8 • antidependence
S.D F6,0(R1)


SUB.D F8,F10,F14 $\quad$ antidependence
MUL.D F6,F10,F8

+ name dependence with F6
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
M<


## Register Renaming

- Example:

| DIV.D F0,F2,F4 | DIV.D F0,F2,F4 |
| :--- | :--- |
| ADD.D F6,F0,F8 | ADD.D S,F0,F8 |
| S.D F6,0(R1) | S.D S,0(R1) |
| SUB.D F8,F10,F14 | SUB.D T,F10,F14 |
| MUL.D F6,F10,F8 | MUL.D F6,F10,T |

- Now only RAW hazards remain, which can be strictly ordered

```
M< Copyight\odot 2012, EIsevier Inc. All rights reseved. 
```


## Register Renaming

- Register renaming is provided by reservation stations (RS)
- Contains:
- The instruction
- Buffered operand values (when available)
- Reservation station number of instruction providing the operand values
RS fetches and buffers an operand as soon as it becomes available (not necessarily involving register file)
- Pending instructions designate the RS to which they will send their output
- Result values broadcast on a result bus, called the common data bus (CDB)
- Only the last output updates the register file
- As instructions are issued, the register specifiers are renamed with the reservation station
- May be more reservation stations than registers


## Tomasulo's Algorithm

- Load and store buffers
- Contain data and addresses, act like reservation stations


M<
$\qquad$

- Top-level design:
$\qquad$
$\qquad$
$\qquad$
$\qquad$


## Tomasulo's Algorithm

- Three Steps:
- Issue

Get next instruction from FIFO queue

- If available RS, issue the instruction to the RS with operand values if available
If no RS is available, stall the instruction issue
- Execute
- When operand becomes available, store it in any reservation stations waiting for it
When all operands are ready, issue the instruction
- Loads and store maintained in program order through effective address
No instruction allowed to initiate execution until all branches tha proceed it in program order have completed
- Write result
- Write result on CDB into reservation stations and store buffers - (Stores must wait until address and value are received)

| Cl | Copyright © 2012, Elsevier Inc. All rights reserved. | 71 |
| :--- | :--- | :--- |

## Tomasulo's Algorithm

Op: Operation to perform in the unit (e.g., + or -)
Vj, Vk: Value of Source operands

- Store buffers has $\vee$ field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: Qj,Qk=0 $\rightarrow$ ready
- Store buffers only have Qj for RS producing result

A: Used to hold info for the load store (initially immediate, then effective address)
Busy: Indicates reservation station or FU is busy Register result status- Qi indicates which functional unit will write each register, 0 means no write to this register

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$


$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$


- Issue ADDD here despite name dependency on F6?

M<

Reservation Stations: $\quad$ S1 $\quad$ S2 2 RS $\quad$ RS


8 Mult1 Yes MULTD M(A2) R(F4) |  | Mult2 2 | Yes DIVD |
| :--- | :--- | :--- |

Register result status:
Clock
$\begin{array}{ccccccccc}F 0 & F 2 & F 4 & F 6 & F 8 & F 10 & F 12 & \text {.. } & F 30\end{array}$
Add1 (SUBD) completing; what is waiting for it?
M<
Copyrighe $\odot 2012$, Elsevier Inc. All rights reserved.
$\qquad$
$\qquad$
$\qquad$


M1 Copyrighte 2012, Elsevier Inc. All rights reserved. $\quad{ }_{83} \quad$| 83 |
| :---: |

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$


Mult1 (MULTD) completing; who is waiting for it?

$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## Tomasulo's Algorithm

- Load and stores could be done out of order provided they access different memory locations. $\qquad$
- If they access same location, must preserve order (WAR, RAW, or WAW).
- If address calculation is done in program order, load/store can check if any uncompleted $\qquad$ load/store share the same address
- Either wait or forward if possible. $\qquad$
$\qquad$
$\qquad$


## M<

Copyrighto 20212, Essevier Inc. Al II ights resesved.

## Hardware-Based Speculation

- Execute instructions along predicted execution paths but only commit the results if prediction was correct
- Instruction commit: allowing an instruction to update the register file when instruction is no longer speculative
- Need an additional piece of hardware to prevent any irrevocable action until an instruction commits
- Need to separate executing the instruction to pass data to other instructions from completing (performing operations that can not be undone)

M< $\quad$ Copyighte 0 2012, Elsevier Inc. All right reserved. $\quad 970$

## Reorder Buffer

- Register values and memory values are not written until an instruction commits
- On misprediction:
- Speculated entries in ROB are cleared
- Exceptions:
- Not recognized until it is ready to commit

```
M< Copyright © 2012, Elsevier Inc. All ights reserved.

\section*{Reorder Buffer}
- Reorder buffer - holds the result of instruction between completion and commit (and supply them to any instruction who needs them just like the RS in Tomasulo's)
- Four fields:
- Instruction type: branch/store/register
- Destination field: register number or memory address \(\qquad\)
- Value field: output value
- Ready field: completed execution?
- Modify reservation stations:
- Operand source is now reorder buffer instead of functional unit (results are tagged with ROB entry \#) \(\qquad\)

\section*{Reorder Buffer}
- Register values and memory values are not written until an instruction commits \(\qquad\)
- On misprediction:
- Speculated entries in ROB are cleared \(\qquad\)
- Exceptions:
- Not recognized until it is ready to commit \(\qquad\)
- 4 stages
- Issue \(\qquad\)
- Execute
- Write Result
- Commit

M<
\(\qquad\)
\(\qquad\)
\(\qquad\)
- Issue
- If empty RS and ROB entry \(\rightarrow\) Issue; else stall
- Send operands to RS if available in registers or ROB
- The number of the ROB entry allocated to instruction \(\qquad\)
- If operands are not available yet, the ROB entry is sent to the RS to wait for results on the CDB \(\qquad\)
\(\qquad\)
\(\qquad\)

M< Copyrighte 2012, Elsevier Inc. All ights reserved. \(\quad 101\) \(\qquad\)

\section*{Reorder Buffer}

\section*{- Execute}
- If one or more operands are not available, monitor the CDB.
- When the result is broadcast on the CDB (we know that from the ROB entry tag) copy it
- When all operands are ready, start execution
- Write Result
- When execution is completed, broadcast the result on the CDB tagged with ROB entry \#
- Results are copied to ROB entry and all waiting RS
- Execute out of order, commit in order.

\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)

\section*{Multiple Issue and Static Scheduling}
- To achieve CPI < 1, need to complete multiple instructions per clock
- Solutions:
- Statically scheduled superscalar processors
- VLIW (very long instruction word) processors
- dynamically scheduled superscalar processors
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Multiple Issue} \\
\hline Common name &  &  & stheduling &  & Eamples \\
\hline Supmelar & D.jamic & Hentare & Sauic & Imosderecusion &  \\
\hline Superscalar
(dynamic) & Dpmanic & Handware & Dymanic & Some out-of-order
execution. but no & None stoce ceemt \\
\hline Stion & \(\mathrm{D}_{\text {smamic }}\) & Hensoure & Psamik mith & Out-of-onder execution
with speculation & Intel Core i3, 15, 17;
AMD Phenom: IBM \\
\hline viwhiw & Sulic & \[
\underset{\substack{\text { Phiminly } \\ \text { mofmanc }}}{ }
\] & Staic &  & \[
\begin{aligned}
& \text { Most examples are in } \\
& \text { sigal processing. } \\
& \text { such as the TI C6x }
\end{aligned}
\] \\
\hline Eple & Pimminytabe & Primaly & Naty matic & All havards determined
and indicated explicitly
by the compler & Insimm \\
\hline M< & & Copyrigno 2 & 212, Elseverer ne. & . All right resesed. & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline VLIW Processors \\
- Package multiple operations into one instruction \\
- Example VLIW processor: \\
- One integer instruction (or branch) \\
- Two independent floating-point operations \\
- Two independent memory references \\
- Must be enough parallelism in code to fill the \\
available slots \\
& \\
\hline M< & \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
\(\qquad\)
- Two independent floating-point operations
- Two independent memory references
- Must be enough parallelism in code to fill the available slots \(\qquad\)
\(\qquad\)
\(\qquad\)
\begin{tabular}{|c|c|}
\hline VLIW Processors & \\
\hline \begin{tabular}{l}
- Disadvantages: \\
- Statically finding parallelism \\
- Code size \\
- No hazard detection hardware \\
- Binary code compatibility
\end{tabular} & a \\
\hline  & 108 \\
\hline
\end{tabular}

\section*{VLIW Processors}
- Package multiple operations into one instruction
- Example VLIW processor:
- One integer instruction (or branch)
- Two independent floating-point operations
- Two independent memory references
- Must be enough parallelism in the code to fill the available slots

M< Copyighto 2012, Elsevier nc. All inghts resesed.

\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)


\section*{VLIW Example}
- Assume that w can schedule 2 memory operations, 2 FP operations, and one integer or branch
\begin{tabular}{|c|c|c|c|c|c|}
\hline Memory reference 1 & Memory reference & \begin{tabular}{l}
FP \\
operation 1
\end{tabular} & \[
\begin{aligned}
& \text { FP } \\
& \text { op. } 2
\end{aligned}
\] & Int. op/ C branch & Clock \\
\hline LD F0.0(R1) & LD F6,-8(R1) & & & & 1 \\
\hline LD F10,-16(R1) & LDF 14.24 (R1) & & & & 2 \\
\hline LD F18,-32(R1) & LD F22,-40(R1) & ADDD P4,F0,F2 & ADDD F8,F6,F2 & & 3 \\
\hline LD F26,-48(R1) & & ADDD F12,F10,F2 & ADDD F16,F14,F2 & & 4 \\
\hline & & ADDD F20,F18,F2 & ADDD F24,F22,F2 & & 5 \\
\hline SD 0(R1),F4 & SD-8(R1),F8 & ADDD F28,F26,F2 & & & 6 \\
\hline SD -16(R1),F12 & SD -24(R1),F16 & & & DADD R1,R1,\#-56 & -56 \\
\hline SD 24(R1),F20 & SD 16(R1),F24 & & & & 8 \\
\hline SD 8(R1),F28 & & & & BNEZ R1,LOOP & P 9 \\
\hline MK & \multicolumn{3}{|r|}{Copyright © 2012, Elsevier Inc. All rights reserved.} & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & Dynamic Scheduling, Multiple Issue, and Speculation \\
\hline & \begin{tabular}{l}
- Modern microarchitectures: \\
- Dynamic scheduling + multiple issue + speculation \\
- Two approaches: \\
- Assign reservation stations and update pipeline control table in half clock cycles \\
- Only supports 2 instructions/clock \\
- Design logic to handle any possible dependencies between the instructions \\
- Hybrid approaches \\
- Issue logic can become bottleneck
\end{tabular} \\
\hline M< & < \\
\hline
\end{tabular}
\(\qquad\)
Modern microarchitectures:
- Dynamic scheduling + multiple issue + speculation \(\qquad\)
Two approaches: \(\qquad\) control table in half clock cycles - Only supports 2 instructions/clock \(\qquad\)
Design logic to handle any possible dependencies between the instructions
- Hybrid approaches
- Issue logic can become bottleneck

\section*{Multiple Issue}
- Limit the number of instructions of a given class that can be issued in a "bundle"
- I.e. on FP, one integer, one load, one store
- Examine all the dependencies amoung the instructions in the bundle
- If dependencies exist in bundle, encode them in reservation stations
- Also need multiple completion/commit

\(\qquad\)

\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)

```


[^0]:    M<
    Copyight © 2012 , Elsevier Inc. All rights reserved.

