Cache Performance

- CPUtime = Instruction count x CPI x Clock cycle time .
- CPlexecution = CPl with ideal memory .
- CPI = CPIexecution + Mem Stall cycles per instruction Mem Stall cycles per instruction =
- Mem accesses per instruction x Miss rate x Miss penalty
- CPUtime = Instruction Count x (CPIexecution +
- Mem Stall cycles per instruction) × Clock cycle time CPUtime = IC x (CPIexecution + Mem accesses per instruction x Miss rate x Miss penalty) × Clock cycle time Misses per instruction = Memory accesses per instruction x Miss rate
- CPUtime = IC x (CPlexecution + Misses per instruction x Miss penalty) x Clock cycle time

M<



M<



M<



M<



Size	Instruction cache	Data cache	Unified cache
1 KB	3.06%	24.61%	13.34%
2 KB	2.26%	20.57%	9.78%
4 KB	1.78%	15.94%	7.24%
8 KB	1.10%	10.19%	4.57%
16 KB	0.64%	6.47%	2.87%
32 KB	0.39%	4.82%	1.99%
64 KB	0.15%	3.77%	1.35%
128 KB	0.02%	2.88%	0.95%



Write Policy

1 <u>Write Though</u>: Data is written to both the cache block and to a block of main memory.

- The lower level always has the most updated data; an important feature for I/O and multiprocessing.
 Easier to implement than write back.
- A write buffer is often used to reduce CPU write stall while data is written to memory.
- $2 \; \underline{\text{Write back:}} \; \text{Data is written or updated only to the cache} \\ \underline{\text{block.}} \; \text{The modified or dirty cache block is written to} \;$ main memory when it's being replaced from cache.
 - Writes occur at the speed of cache
 A status bit called a dirty or modified bit, is used to indicate whether the block was modified while in cache; if not the block is not written back to main memory when replaced.
 - Uses less memory bandwidth than write through.

M<

Write Policy

Write Allocate:

The cache block is loaded on a write miss followed by write hit actions.

No-Write Allocate:

The block is modified in the lower level (lower cache level, or main

memory) and not loaded into cache.

M<

LRU

- A list to keep track of the order of access to every block in the set.
- The least recently used block is replaced (if needed).
- How many bits we need for that?

M<

Copyright © 2012, Elsevier Inc. All rights reserved.

















Example • Which has a lower miss rate 16KB cache for both instruction or data, or a combined 32KB cache? (0.64%, 6.47%, 1.99%). Assume hit=1cycle and miss =50 cycles. 75% of memory references are instruction fetch. reads Miss rate of split cache=0.75*0.64%+0.25*6.47%=2.1% Slightly worse than 1.99% for combined cache. But, what about average memory access time? Split cache: 75%(1+0.64%*50)+25%(1+6.47%*50) = 2.05 cycles. Extra cycle for load/store Combined cache: 75%(1+1.99%*50)+25%(1+1+1.99%*50) = 2.24

M<

Examples e. 4. CPU when CPU secures = 1.1 Mean accesses per instruction = 1.3. e. 4. CPU when CPU secures = 1.1 Mean accesses per instruction = 1.3. e. 4. CPU when CPU secures = 1.3. e. 4. CPU secures = 1.3. e. 4. CPU secures = 1.3. e. 2. CPU secures = 1.3. e. 2. CPU secures = 1.3. f. 2. C











Example
 CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHz 1.3 memory accesses per instruction. L₁ cache operates at 500 MHz with a miss rate of 5% L₂ cache operates at 250 MHz with a local miss rate 40%, (T₂ = 2 cycles) L₃ cache operates at 100 MHz with a local miss rate 50%, (T₃ = 5 cycles) Memory access penalty, M= 100 cycles. Find CPI.
M<

37