M<	Computer Architecture A Quantitative Approach, Sixth Edition	
COMPUTER ARCHITECTURE	Chapter 3 Instruction-Level Parallelism and Its Exploitation	
M<	Copyright © 2019, Elsevier Inc. All rights Reserved	1

Introduction

intel

M<

ARM Cortex-A8

























Loop Unrolling		
Loop unrollir Unroll by a Eliminate u Loop: 2 a 4 c	factor of 4 (assume # elements is on necessary instructions fid 0,0(x1) 1 fadd.d t4.10,f2 fsd 14.0(x1) //drop addi & bne fid 16.8(x1) //drop addi & bne fid 188(x1) //drop addi & bne fid 112,-16(x1) //drop addi & bne fid 114,-24(x1) fadd.d 116,114,f2 ■	tivisible by 4) \rightarrow 2 \rightarrow 2 \rightarrow note: number
12. 13.	fsd f16,-24(x1) addi x1,x1,-32	vs. original loop
MK	Copyright © 2019, Elsevier Inc. All rights Reserved	11







































