



Computer Architecture
A Quantitative Approach, Sixth Edition

Chapter 2

Memory Hierarchy Design






Copyright © 2019, Elsevier Inc. All rights Reserved

1

Introduction

- Programmers want unlimited amounts of memory with low latency
- Fast memory technology is more expensive per bit than slower memory
- Solution: organize memory system into a hierarchy
 - Entire addressable memory space available in largest, slowest memory
 - Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor
- Temporal and spatial locality insures that nearly all references can be found in smaller memories
 - Gives the illusion of a large, fast memory being presented to the processor


Introduction



Copyright © 2019, Elsevier Inc. All rights Reserved

2

Memory Hierarchy



(A) Memory hierarchy for a personal mobile device

Level	Size	Latency
Register	100-1000 bits	1 ns
Level 1 Cache	32-64 KB	1-2 ns
Level 2 Cache	256-512 KB	4-10 ns
Level 3 Cache	1-2 MB	10-100 ns
Main memory	4-16 GB	20-100 ns
Storage	256 GB-1 TB	50-100 μs


(B) Memory hierarchy for a laptop or a desktop

Level	Size	Latency
Register	100-1000 bits	1 ns
Level 1 Cache	32-64 KB	1-2 ns
Level 2 Cache	256-512 KB	4-10 ns
Level 3 Cache	1-2 MB	10-100 ns
Main memory	4-16 GB	20-100 ns
Storage	256 GB-1 TB	50-100 μs

(C) Memory hierarchy for server

Level	Size	Latency
Register	100-1000 bits	1 ns
Level 1 Cache	32-64 KB	1-2 ns
Level 2 Cache	256-512 KB	4-10 ns
Level 3 Cache	1-2 MB	10-100 ns
Main memory	16-64 TB	1-10 μs
Storage	10-100 TB	5-10 ms

Introduction




Copyright © 2019, Elsevier Inc. All rights Reserved


3

Chapter 2 — Instructions: Language of the Computer

1



- ### Memory Hierarchy Design
- Memory hierarchy design becomes more crucial with recent multi-core processors:
 - Aggregate peak bandwidth grows with # cores:
 - Intel Core i7 can generate two references per core per clock
 - Four cores and 3.2 GHz clock
 - 25.6 billion 64-bit data references/second +
 - 12.8 billion 128-bit instruction references/second
 - = 409.6 GB/s!
 - DRAM bandwidth is only 8% of this (34.1 GB/s)
 - Requires:
 - Multi-port, pipelined caches
 - Two levels of cache per core
 - Shared third-level cache on chip
- Introduction**
- MK Copyright © 2019, Elsevier Inc. All rights Reserved 5



Dynamic RAM

2ⁿ x 2ⁿ array

The diagram illustrates the architecture of Dynamic RAM. It features a 2ⁿ x 2ⁿ array of memory cells. A Row Decoder, which takes m+n bits of address and outputs n bits, selects a specific row in the array. A Sense amplifier + MUX, which takes m bits of address, is connected to the array to read the data from the selected row. A detailed view of a memory cell shows a 1T1C1R structure (one transistor, one capacitor, one read transistor).

MK Copyright © 2019, Elsevier Inc. All rights Reserved 7

Static RAM

- Cross coupled inverters (2 transistor each) + 2 access transistor


The diagram shows a Static RAM cell. It consists of two cross-coupled inverters, each made of two transistors. Two access transistors are connected to the bit lines and a row select line. The row select line is shown as a green horizontal line.

MK Copyright © 2019, Elsevier Inc. All rights Reserved 8

memory

- Would like a memory that is fast, big and cheap.
- Hierarchy of memories (multi-level caches, main memory, disk).
- How to manage the data? Where to put it and who is responsible for moving it?
 - Manual: The programmer does that
 - Automatic: The system does that.

MK Copyright © 2019, Elsevier Inc. All rights Reserved 9



Performance and Power

- High-end microprocessors have >10 MB on-chip cache
 - Consumes large amount of area and power budget

Introduction

MK Copyright © 2019, Elsevier Inc. All rights Reserved 11

Locality

- Temporal Locality**
 - When you access a specific address, you will probably access the same address soon
- Spatial Locality**
 - When you access a specific address, nearby addresses will be accessed soon (more for instruction than data)

Introduction

MK Copyright © 2019, Elsevier Inc. All rights Reserved 12

Performance and Power

- **A Block:** The smallest unit of information transferred between two levels.
- **Hit:** Item is found in some block in the upper level (example: Block X)
- **Miss:** Item needs to be retrieved from a block in the lower level (Block Y)
 - **Miss Rate** = 1 - (Hit Rate)
 - **Miss Penalty:** Time to replace a block in the upper level + Time to deliver the block the processor

MK Copyright © 2019, Elsevier Inc. All rights Reserved 13

Memory Hierarchy Basics

- When a word is not found in the cache, a *miss* occurs:
 - Fetch word from lower level in hierarchy, requiring a higher latency reference
 - Lower level may be another cache or the main memory

$$T_i = H_i \times T_i + M_i \times (T_i + T_{i+1})$$

$$T_i = T_i + M_i \times M_{i+1}$$

- When you move a word, get the nearby ones.

MK Copyright © 2019, Elsevier Inc. All rights Reserved 14

Memory Hierarchy Basics

- When a word is not found in the cache, a *miss* occurs:
 - Fetch word from lower level in hierarchy, requiring a higher latency reference
 - Also fetch the other words contained within the *block*
 - Takes advantage of spatial locality
 - Place block into cache in any location within its *set*, determined by address
 - block address MOD number of sets in cache

MK Copyright © 2019, Elsevier Inc. All rights Reserved 15

Memory Hierarchy Basics

- n sets => n -way set associative
 - Direct-mapped cache => one block per set
 - Fully associative => one set
- Writing to cache: two strategies
 - Write-through
 - Immediately update lower levels of hierarchy
 - Write-back
 - Only update lower levels of hierarchy when an updated block is replaced
 - Both strategies use write buffer to make writes asynchronous

MK Copyright © 2019, Elsevier Inc. All rights Reserved 16

Memory Hierarchy Basics

- Miss rate
 - Fraction of cache access that result in a miss
- Causes of misses
 - Compulsory
 - First reference to a block
 - Capacity
 - Blocks discarded and later retrieved
 - Conflict
 - Program makes repeated references to multiple addresses from different blocks that map to the same location in the cache

MK Copyright © 2019, Elsevier Inc. All rights Reserved 17

Memory Hierarchy Basics

$$\frac{\text{Misses}}{\text{Instruction}} = \frac{\text{Missrate} \times \text{Memory accesses}}{\text{Instruction count}} = \text{Miss rate} \times \frac{\text{Memory accesses}}{\text{Instruction}}$$

Average memory access time = Hit time + Miss rate × Miss penalty

- Speculative and multithreaded processors may execute other instructions during a miss
 - Reduces performance impact of misses

MK Copyright © 2019, Elsevier Inc. All rights Reserved 18

Memory Hierarchy Basics

- Six basic cache optimizations:
 - Larger block size
 - Reduces compulsory misses
 - Increases capacity and conflict misses, increases miss penalty
 - Larger total cache capacity to reduce miss rate
 - Increases hit time, increases power consumption
 - Higher associativity
 - Reduces conflict misses
 - Increases hit time, increases power consumption
 - Higher number of cache levels
 - Reduces overall memory access time
 - Giving priority to read misses over writes
 - Reduces miss penalty
 - Avoiding address translation in cache indexing
 - Reduces hit time

MK Copyright © 2019, Elsevier Inc. All rights Reserved 19

Dynamic RAM

- Data stored by charging/discharging a capacitor
- One access transistor
- One capacitor
- Charges leak, data will be lost in a second
- Must refresh
- Cheap

MK Copyright © 2019, Elsevier Inc. All rights Reserved 20

Static RAM

- Two cross coupled inverters(4 transistors)
- 2 access transistors

MK Copyright © 2019, Elsevier Inc. All rights Reserved 21

Memory Technology and Optimizations

- Performance metrics
 - Latency is concern of cache
 - Bandwidth is concern of multiprocessors and I/O
 - Access time
 - Time between read request and when desired word arrives
 - Cycle time
 - Minimum time between unrelated requests to memory
- SRAM memory has low latency, use for cache
- Organize DRAM chips into many banks for high bandwidth, use for main memory

Memory Technology and Optimizations

MK Copyright © 2019, Elsevier Inc. All rights Reserved 22

Memory Technology

- SRAM
 - Requires low power to retain bit
 - Requires 6 transistors/bit
- DRAM
 - Must be re-written after being read
 - Must also be periodically refreshed
 - Every ~ 8 ms (roughly 5% of time)
 - Each row can be refreshed simultaneously
 - One transistor/bit
 - Address lines are multiplexed:
 - Upper half of address: row access strobe (RAS)
 - Lower half of address: column access strobe (CAS)

Memory Technology and Optimizations

MK Copyright © 2019, Elsevier Inc. All rights Reserved 23

cache Organization -- Placement

- Direct mapped cache

Cache Organization

MK Copyright © 2019, Elsevier Inc. All rights Reserved 24

Placement -- DM

← Physical Memory Address Generated by CPU →

Block Address		Block Offset
Tag	Index	

Block offset size = $\log_2(\text{block size})$

Index size = $\log_2(\text{Total number of blocks/associativity})$

Tag size = address size - index size - offset size

Number of Sets

Mapping function:

Cache set or block frame number = Index =

$= (\text{Block Address}) \text{ MOD } (\text{Number of Sets})$

Copyright © 2019, Elsevier Inc. All rights Reserved
28

Set Associative 4KB 4-way

Address
31 30 ... 12 11 10 9 8 ... 3 2 1 0

Index	V	Tag	Data	V	Tag	Data	V	Tag	Data	V	Tag	Data
0												
1												
2												
253												
254												
255												

1024 block frames
Each block = one word
4-way set associative
1024 / 4 = 256 sets

Can cache up to 2^{32} bytes = 4 GB of memory

Block Address = 30 bits

Block offset = 2 bits

Tag = 22 bits

Index = 8 bits

Block offset = 2 bits

Mapping Function: Cache Set Number = Index = (Block address) MOD (256)¹²

Copyright © 2019, Elsevier Inc. All rights Reserved
29

Placement -- DM

← Physical Memory Address Generated by CPU →

Copyright © 2019, Elsevier Inc. All rights Reserved
30
