
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## DRAM Configuration

- Dram devices (chips) are classified by the number of data bits in each device.
- It is also classified by the data bus width (output of the chip) known as "by" $\times$ for example $\times 8$ (read by 8 ) means 8 I/O pins coming out of every chip
- For example, DIMM has 64-bit data bus
- Arranged as 8 (chips) $\times 8$
- Or $4 \times 16$
- Or $16 \times 4$

M<
Copyright $\odot$ 2012, Elsevier Inc. All rights reserved.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## DRAM Operation

- Memory controller sends address and command to the DRAM (sends it to a bank)
- Memory controllers translate address to memory access address bank/row/column
- Data are sent/received on the data bus
- JEDEC protocol


## M< Copyighte 2012, Eseseier Inc. Al inghts reseseed.

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

|  | DRAM |
| :---: | :---: |
| - Memory access is directed to a bank <br> - Each access reads a row into the row buffer (say 8Kb) <br> - Precharge the row (close the previous row) <br> - Read data into row buffer <br> - Send part of it to I/O pins |  |
| M< |  |


|  | DRAM |
| :---: | :---: |
|  | How fast <br> - If the access is to an open page (data already in the row buffer) MUX to send it to the output $\approx 20 \mathrm{nsec}$ <br> - If the page is closed, read page into row buffer and send data to pins $\approx 40 \mathrm{nsec}$ <br> - If another page is open, precharge, read, send data to output $\approx 60-80 \mathrm{nsec}$ <br> - What to do with the page after read (page policy)? |
| M< |  |

$\qquad$
$\qquad$
in the row buffer) MUX to page (data already $\approx 20 \mathrm{nsec}$ $\qquad$

- If the page is closed, read page into row buffer and send data to pins $\approx 40 \mathrm{nsec}$ $\qquad$
- If another page is open, precharge, read, send data to output $\approx 60-80$ nsec $\qquad$
What to do with the page after read (page policy)? $\qquad$
M< Copyighto 2012, Elsevere Inc. Al Inghs resesved. $\qquad$

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

| Page Policy |  |
| :--- | :--- |
| - Open Page |  |
| - Closed Page |  |
| - Some combination |  |
| - Memory Controller |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## DRAM issues

- Rearranging reads and writes
- Address mapping policy
$\qquad$
- Scheduling Policy $\qquad$
- Refresh
- Error Correction $\qquad$
$\qquad$
$\qquad$
M< copyighte 2012, Elseverer inc. Al II rahts sesesed. $\qquad$


## Avoiding memory banks Conflicts

- Suppose that we have 128 banks, and we will store $512 \times 512$ array.
- All the elements of a row will be mapped to the same bank (conflicts if we access a row.
- Usually, the number of banks is a power of 2, in this case
- Bank number = address MOD number of banks
- Address within a bank =Address/Number of banks $\qquad$
- This is a trivial calculation if the number of banks is a power of 2 .
- If the number of memory banks is a prime number, that will decrease conflicts, but division and MOD will be very expensive $\qquad$

```
M<
Copyrighte 2012 , Elsevier Inc. All rights reserved.
```

$\qquad$

## Avoiding memory Banks Conflicts

- MOD can be calculated very efficiently if the prime number is 1 less than a power of 2 .
- Division still a problem
- But if we change the mapping such that
- Address in a bank = address MOD number of words in a bank.
- Since the number of words in a bank is usually a power $\qquad$ of 2 , that will lead to a very efficient implementation.
- Consider the following example, the first case is the usual 4 banks, then 3 banks with sequential interleaving and modulo interleaving and notice the conflict free access to rows and columns of a 4 by 4 matrix $\qquad$

```
M<
        Copyrght@ 2012, Elsevier Inc. All right reserved.

\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\begin{tabular}{|l|}
\hline Memory Dependability \\
\hline - Memory is susceptible to cosmic rays \\
- Soft errors: dynamic errors \\
- Detected and fixed by error correcting codes \\
(CEC) \\
- Hard errors: permanent errors \\
- Use sparse rows to replace defective rows \\
- Chipkill: a RAID-like error recovery technique \\
\\
\\
\hline M< \\
\hline
\end{tabular}
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)
\(\qquad\)```

