
Vector Code - No Chaining


- The loop is vectorizable ~
- Initialize registers (including V_length and stride) 2+5 dynamic instruction
- LV
- V1, R1
- 11+50-1
- LV
- V2, R2
- 11+50-1
- ADDV
- V3, V1, V2
- 4+50-1

- SLV
- V3, V3, 1
- 1+50-1
- SV
- V3, R4
- 11+50-1 =283+2



Vector Code 2 load+1 store

• Chaining and 2 memory banks?



Chimes

- Convey:
 - convoy, which is the set of vector instructions that could potentially begin execution together in one clock period
 - Sequences with read-after-write dependency hazards can be in the same convey via *chaining*
- Chaining
 - Allows a vector operation to start as soon as the individual elements of its vector source operand become available
- Chime
- Unit of time to execute one convey
- m conveys executes in m chimes
- ullet For vector length of n, requires $m \times n$ clock cycles

Example V1,Rx V2,V1,F0 ;load vector X MULVS.D ;vector-scalar multiply V3,Ry V4,V2,V3 ;load vector Y ADDVV.D ;add two vectors Ry,V4 ;store the sum Convoys: V1,Rx ;load vector X **UV** MULVS.D V2,V1,F0 ;vector-scalar-multiply :load vector Y V3,Ry <a>ADDVV.D V4,V2,V3 ;add two vectors> 4 conveys => $4 \times 64 \times 256$ clocks (or 4 clocks per result)

Vector length

- In the previous example, the vector length is less than the VREG length.
- What if more (operation on a vector of 1000 elements)
- Loops each load perform on a 64 element vector (need to adjust vector length in the last iteration)

25

Vector Stripmining

- Vector length not known at compile time?
- Use Vector Length Register (VLR)
- Use strip mining for vectors over the maximum length:

$$\begin{split} &|E|||\chi||I||\\ &|ow=0;\\ &VL=(n\% MVL); \text{ 'find odd-size piece using modulo op \% '}/\\ &for (j=0;j=e(n/MVL); j=j+1) \text{ ('fouter loop'')}\\ &for (i=low,i=(olow+VL); j=i+1) \text{ 'fruns for length VL-'}/\\ &Y[j]=a^*X[j]+Y[j]; \text{ 'main operation''}\\ &low=low+VL; \text{ 'start of next vector''}\\ &VL=MVL; \text{ 'reset the length to maximum vector length''} \end{aligned} \right\}$$

Effect of Memory

- Load/store unit is more complicated than FU's
- Start-up time, is the time for the first word into a register
- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
- Control bank addresses independently
- Load or store non sequential words
- Support multiple vector processors sharing the same memory
- Example:
- 32 processors, each generating 4 loads and 2 stores/cycle
- Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
- How many memory banks needed?

(2

Example

- Cray T932 has 32 processors. Each processor is capable of generating 4 loads and 2 stores per clock cycle.
- Clock cycle is 2.167 ns, SRAM cycle time 15 ns. How many bank do we need to allow the system to run at a full memory bandwidth?

28

Example

- 8 memory banks, bank busy time 6 cycles, total memory latency 12 cycles.
- What is the difference between a 64element vector load with a stride of 1 and 32?

(29

Stride

```
• Consider:
```

- Must vectorize multiplication of rows of B with columns of D
- Use non-unit stride
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:
 - #banks / LCM(stride,#banks) < bank busy time



Strides

Add in a bank					SE	Q		M	0	D
	0	1	2	3	0	1	2	0	1	2
0	0	1	2	3	0	1	2	0	16	8
1	4	5	6	7	3	4	5	9	1	17
2	8	9	10	11	6	7	8	18	10	2
3	12	13	14	15	9	10	11	3	19	11
4	16	17	18	19	12	13	14	12	4	20
5	20	21	22	23	15	16	17	21	13	5
6	24	25	26	27	18	19	20	6	22	14
7	28	29	30	31	21	22	23	15	7	23

Strides

- MOD can be calculated very efficiently if the prime number is 1 less than a power of 2.
- Division still a problem
- But if we change the mapping such that
- Address in a bank = address MOD number of words in a bank.
- Since the number of words in a bank is usually a power of 2, that will lead to a very efficient implementation.
- Consider the following example, the first case is the usual 4 banks, then 3 banks with sequential interleaving and modulo interleaving and notice the conflict free access to rows and columns of a 4 by 4 matrix



Vector Mask Register

- What if we have a conditional IF statement inside the loop?
- Using scalar architecture, that introduces control dependence.
- The *vector-mask control*: A mask register is used to conditionally execute using a Boolean condition.
- When the vector-mask register is enabled, any vector instruction executed operate only on vector elements whose corresponding entries in the VMR are ones.
- The rest of the elements are unaffected.
- Clearing the vector mask register, sets to all 1's and operations are performed on all the elements.
- Does not save execution time for masked elements



Vector Mask Register

Consider:

for (i = 0; i < 64; i=i+1) if (X[i] != 0) X[i] = X[i] - Y[i];

• Use vector mask register to "disable" elements:

LV V1,Rx ;load vector X into V1 LV V2,Ry ;load vector Y ;load FP zero into F0 L.D F0.#0 SNEVS.D V1,F0 ;sets VM(i) to 1 if V1(i)!=F0 SUBVV.D V1.V1.V2 ;subtract under vector mask Rx,V1 ;store the result in X



Scatter-Gather

Consider:


for (i = 0; i < n; i=i+1) $\mathsf{A}[\mathsf{K}[\mathsf{i}]] = \mathsf{A}[\mathsf{K}[\mathsf{i}]] + \mathsf{C}[\mathsf{M}[\mathsf{i}]];$

Use index vector:

LV Vk, Rk ;load K Va, (Ra+Vk) ;load A[K[]] LVI LV Vm, Rm ;load M Vc, (Rc+Vm) LVI ;load C[M[]] ADDVV.D Va, Va, Vc ;add them (Ra+Vk), Va ;store A[K[]] SVI

Multiple lanes

- Operations are interleaved across multiple lanes.
 - Allows for multiple hardware lanes and no changes to machine



Not Quite SIMD

- Intel extension MMx, SSE, AVX, PowerPC AltiVec, ARM Advanced SIMD
- No vector length, just depends on the instruction, the register can be considered 16 8-bit numbers, 8 16-bit numbers, ...